142 lines
4.5 KiB
Plaintext
142 lines
4.5 KiB
Plaintext
|
|
/home/ubuntu/tinyriscv/tests/riscv-compliance/build_generated/rv32i/I-ECALL-01.elf: file format elf32-littleriscv
|
|
|
|
|
|
Disassembly of section .text.init:
|
|
|
|
00000000 <_start>:
|
|
0: 0480006f j 48 <reset_vector>
|
|
|
|
00000004 <trap_vector>:
|
|
4: 34202f73 csrr t5,mcause
|
|
8: 00800f93 li t6,8
|
|
c: 03ff0863 beq t5,t6,3c <write_tohost>
|
|
10: 00900f93 li t6,9
|
|
14: 03ff0463 beq t5,t6,3c <write_tohost>
|
|
18: 00b00f93 li t6,11
|
|
1c: 03ff0063 beq t5,t6,3c <write_tohost>
|
|
20: 00000f13 li t5,0
|
|
24: 000f0463 beqz t5,2c <trap_vector+0x28>
|
|
28: 000f0067 jr t5
|
|
2c: 34202f73 csrr t5,mcause
|
|
30: 000f5463 bgez t5,38 <handle_exception>
|
|
34: 0040006f j 38 <handle_exception>
|
|
|
|
00000038 <handle_exception>:
|
|
38: 5391e193 ori gp,gp,1337
|
|
|
|
0000003c <write_tohost>:
|
|
3c: 00001f17 auipc t5,0x1
|
|
40: fc3f2223 sw gp,-60(t5) # 1000 <tohost>
|
|
44: ff9ff06f j 3c <write_tohost>
|
|
|
|
00000048 <reset_vector>:
|
|
48: 00000193 li gp,0
|
|
4c: 00000297 auipc t0,0x0
|
|
50: fb828293 addi t0,t0,-72 # 4 <trap_vector>
|
|
54: 30529073 csrw mtvec,t0
|
|
58: 30005073 csrwi mstatus,0
|
|
5c: 00000297 auipc t0,0x0
|
|
60: 02028293 addi t0,t0,32 # 7c <begin_testcode>
|
|
64: 34129073 csrw mepc,t0
|
|
68: 00000293 li t0,0
|
|
6c: 20000337 lui t1,0x20000
|
|
70: 01030313 addi t1,t1,16 # 20000010 <_end+0x1fffde0c>
|
|
74: 00532023 sw t0,0(t1)
|
|
78: 30200073 mret
|
|
|
|
0000007c <begin_testcode>:
|
|
7c: 00000097 auipc ra,0x0
|
|
80: 02c08093 addi ra,ra,44 # a8 <_trap_handler>
|
|
84: 30509ff3 csrrw t6,mtvec,ra
|
|
88: 00002097 auipc ra,0x2
|
|
8c: f7808093 addi ra,ra,-136 # 2000 <begin_signature>
|
|
90: 11111137 lui sp,0x11111
|
|
94: 11110113 addi sp,sp,273 # 11111111 <_end+0x1110ef0d>
|
|
98: 00000073 ecall
|
|
9c: 0000a023 sw zero,0(ra)
|
|
a0: 305f9073 csrw mtvec,t6
|
|
a4: 0280006f j cc <test_end>
|
|
|
|
000000a8 <_trap_handler>:
|
|
a8: 34102f73 csrr t5,mepc
|
|
ac: 004f0f13 addi t5,t5,4
|
|
b0: 341f1073 csrw mepc,t5
|
|
b4: 34202f73 csrr t5,mcause
|
|
b8: 01e0a023 sw t5,0(ra)
|
|
bc: 0020a223 sw sp,4(ra)
|
|
c0: 0000a423 sw zero,8(ra)
|
|
c4: 00c08093 addi ra,ra,12
|
|
c8: 30200073 mret
|
|
|
|
000000cc <test_end>:
|
|
cc: 00002297 auipc t0,0x2
|
|
d0: f3428293 addi t0,t0,-204 # 2000 <begin_signature>
|
|
d4: 20000337 lui t1,0x20000
|
|
d8: 00830313 addi t1,t1,8 # 20000008 <_end+0x1fffde04>
|
|
dc: 00532023 sw t0,0(t1)
|
|
e0: 00002297 auipc t0,0x2
|
|
e4: f3028293 addi t0,t0,-208 # 2010 <end_signature>
|
|
e8: 20000337 lui t1,0x20000
|
|
ec: 00c30313 addi t1,t1,12 # 2000000c <_end+0x1fffde08>
|
|
f0: 00532023 sw t0,0(t1)
|
|
f4: 00100293 li t0,1
|
|
f8: 20000337 lui t1,0x20000
|
|
fc: 01030313 addi t1,t1,16 # 20000010 <_end+0x1fffde0c>
|
|
100: 00532023 sw t0,0(t1)
|
|
104: 00000013 nop
|
|
108: 00100193 li gp,1
|
|
10c: 00000073 ecall
|
|
|
|
00000110 <end_testcode>:
|
|
110: c0001073 unimp
|
|
...
|
|
|
|
Disassembly of section .tohost:
|
|
|
|
00001000 <tohost>:
|
|
...
|
|
|
|
00001100 <fromhost>:
|
|
...
|
|
|
|
Disassembly of section .data:
|
|
|
|
00002000 <begin_signature>:
|
|
2000: ffff 0xffff
|
|
2002: ffff 0xffff
|
|
2004: ffff 0xffff
|
|
2006: ffff 0xffff
|
|
2008: ffff 0xffff
|
|
200a: ffff 0xffff
|
|
200c: ffff 0xffff
|
|
200e: ffff 0xffff
|
|
|
|
00002010 <end_signature>:
|
|
...
|
|
|
|
00002100 <begin_regstate>:
|
|
2100: 0080 addi s0,sp,64
|
|
...
|
|
|
|
00002200 <end_regstate>:
|
|
2200: 0004 0x4
|
|
...
|
|
|
|
Disassembly of section .riscv.attributes:
|
|
|
|
00000000 <.riscv.attributes>:
|
|
0: 1d41 addi s10,s10,-16
|
|
2: 0000 unimp
|
|
4: 7200 flw fs0,32(a2)
|
|
6: 7369 lui t1,0xffffa
|
|
8: 01007663 bgeu zero,a6,14 <trap_vector+0x10>
|
|
c: 00000013 nop
|
|
10: 7205 lui tp,0xfffe1
|
|
12: 3376 fld ft6,376(sp)
|
|
14: 6932 flw fs2,12(sp)
|
|
16: 7032 flw ft0,44(sp)
|
|
18: 0030 addi a2,sp,8
|
|
1a: 0108 addi a0,sp,128
|
|
1c: 0b0a slli s6,s6,0x2
|