tinyriscv/tests/riscv-compliance/build_generated/rv32im/REM.elf