tinyriscv

Go to file

liangkangnan d7bdc35911 fix uninitial reg var Signed-off-by: liangkangnan <liangkangnan@163.com>		2020-05-02 11:53:48 +08:00
FPGA	update	2020-04-25 20:19:03 +08:00
pic	update	2020-04-12 17:58:13 +08:00
rtl	fix uninitial reg var	2020-05-02 11:53:48 +08:00
sim	reorganize example and optimize interrupt	2020-04-11 19:03:49 +08:00
tests	use larger rom and ram for more example	2020-04-25 17:07:31 +08:00
tools	add openocd	2020-03-01 15:17:39 +08:00
.gitignore	first release	2019-12-04 08:47:19 +08:00
LICENSE	first release	2019-12-04 08:47:19 +08:00
README.en.md	add README.en.md content	2019-12-09 13:49:07 +08:00
README.md	add FPGA port	2020-05-01 17:07:02 +08:00

README.en.md

###1.Introduction

This opensource project is a tiny riscv processor core which written by verilog. It is very simple and easy to understand. Tinyriscv has the following characteristics:

1)Implemented RV32I instruction set.

2)Use three-stage flow line.

3)Can run simple C program.

###2.How to use

Tinyriscv run on windows platform, it Compiled and simulated with iverilog. Before to use, you need install these tools below:

1)iverilog

Download from http://bleyer.org/icarus/](http://bleyer.org/icarus/, install it and add to system environment PATH.

2)GNU Toolchain

Download from BaiduNetDisk https://pan.baidu.com/s/1bYgslKxHMjtiZtIPsB2caQ, extraction code is 9n3c, decompress it into tools directory.

3)make tool

Download from BaiduNetDisk https://pan.baidu.com/s/1nFaUIwv171PDXuF7TziDFg, extraction code is 9ntc, decompress it and add to system environment PATH.

Take the "add" instruction as an example to show how to use:

Open the CMD and goto the sim directory and run command below:

sim_new_nowave.bat ..\tests\isa\generated\rv32ui-p-add.bin inst.data

You can see the following print if it run successfully: