tinyriscv/tests/isa/generated/rv32ui-p-ori.verilog

41 lines
1.8 KiB
Plaintext

@00000000
13 0D 00 00 93 0D 00 00 B7 00 01 FF 93 80 00 F0
13 EF F0 F0 93 0E F0 F0 93 01 20 00 63 14 DF 1D
B7 10 F0 0F 93 80 00 FF 13 EF 00 0F B7 1E F0 0F
93 8E 0E FF 93 01 30 00 63 16 DF 1B B7 00 FF 00
93 80 F0 0F 13 EF F0 70 B7 0E FF 00 93 8E FE 7F
93 01 40 00 63 18 DF 19 B7 F0 0F F0 93 80 F0 00
13 EF 00 0F B7 FE 0F F0 93 8E FE 0F 93 01 50 00
63 1A DF 17 B7 00 01 FF 93 80 00 F0 93 E0 00 0F
B7 0E 01 FF 93 8E 0E FF 93 01 60 00 63 9C D0 15
13 02 00 00 B7 10 F0 0F 93 80 00 FF 13 EF 00 0F
13 03 0F 00 13 02 12 00 93 02 20 00 E3 14 52 FE
B7 1E F0 0F 93 8E 0E FF 93 01 70 00 63 14 D3 13
13 02 00 00 B7 00 FF 00 93 80 F0 0F 13 EF F0 70
13 00 00 00 13 03 0F 00 13 02 12 00 93 02 20 00
E3 12 52 FE B7 0E FF 00 93 8E FE 7F 93 01 80 00
63 1A D3 0F 13 02 00 00 B7 F0 0F F0 93 80 F0 00
13 EF 00 0F 13 00 00 00 13 00 00 00 13 03 0F 00
13 02 12 00 93 02 20 00 E3 10 52 FE B7 FE 0F F0
93 8E FE 0F 93 01 90 00 63 1E D3 0B 13 02 00 00
B7 10 F0 0F 93 80 00 FF 13 EF 00 0F 13 02 12 00
93 02 20 00 E3 16 52 FE B7 1E F0 0F 93 8E 0E FF
93 01 A0 00 63 18 DF 09 13 02 00 00 B7 00 FF 00
93 80 F0 0F 13 00 00 00 13 EF F0 F0 13 02 12 00
93 02 20 00 E3 14 52 FE 93 0E F0 FF 93 01 B0 00
63 12 DF 07 13 02 00 00 B7 F0 0F F0 93 80 F0 00
13 00 00 00 13 00 00 00 13 EF 00 0F 13 02 12 00
93 02 20 00 E3 12 52 FE B7 FE 0F F0 93 8E FE 0F
93 01 C0 00 63 18 DF 03 93 60 00 0F 93 0E 00 0F
93 01 D0 00 63 90 D0 03 B7 00 FF 00 93 80 F0 0F
13 E0 F0 70 93 0E 00 00 93 01 E0 00 63 14 D0 01
63 18 30 00 13 0D 10 00 93 0D 00 00 6F 00 00 00
13 0D 10 00 93 0D 10 00 6F 00 00 00 00 00 00 00
00 00 00 00
@00000240
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 00