tinyriscv/fpga/images/add_sim.png