| .. |
|
clint.v
|
rtl: add mem access misaligned exception
|
2020-11-08 22:08:03 +08:00 |
|
csr_reg.v
|
first release
|
2020-10-23 21:26:18 +08:00 |
|
defines.v
|
rtl: debug: support reset cmd
|
2020-12-06 20:06:12 +08:00 |
|
divider.v
|
first release
|
2020-10-23 21:26:18 +08:00 |
|
exu.v
|
rtl: add mem access misaligned exception
|
2020-11-08 22:08:03 +08:00 |
|
exu_alu_datapath.v
|
rtl: add reset ctrl module
|
2020-11-18 22:15:08 +08:00 |
|
exu_commit.v
|
rtl: add reset ctrl module
|
2020-11-18 22:15:08 +08:00 |
|
exu_dispatch.v
|
first release
|
2020-10-23 21:26:18 +08:00 |
|
exu_mem.v
|
rtl: add reset ctrl module
|
2020-11-18 22:15:08 +08:00 |
|
exu_muldiv.v
|
rtl: add reset ctrl module
|
2020-11-18 22:15:08 +08:00 |
|
gpr_reg.v
|
rtl: add mem access misaligned exception
|
2020-11-08 22:08:03 +08:00 |
|
idu.v
|
rtl: add mem access misaligned exception
|
2020-11-08 22:08:03 +08:00 |
|
idu_exu.v
|
rtl: add mem access misaligned exception
|
2020-11-08 22:08:03 +08:00 |
|
ifu.v
|
rtl: add reset ctrl module
|
2020-11-18 22:15:08 +08:00 |
|
ifu_idu.v
|
first release
|
2020-10-23 21:26:18 +08:00 |
|
pipe_ctrl.v
|
first release
|
2020-10-23 21:26:18 +08:00 |
|
rst_ctrl.v
|
rtl: debug: support reset cmd
|
2020-12-06 20:06:12 +08:00 |
|
tinyriscv_core.v
|
rtl: add mem access misaligned exception
|
2020-11-08 22:08:03 +08:00 |
fdc776ab5e