liangkangnan
|
ce225394df
|
fix reg1 reg2 bits width
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-04-18 11:35:43 +08:00 |
|
liangkangnan
|
b29781a8de
|
optimize div
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-04-18 11:23:46 +08:00 |
|
liangkangnan
|
2638240d0b
|
add mepc reg
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-04-18 11:22:20 +08:00 |
|
liangkangnan
|
96f8d6e5a0
|
optimized: use statemachine
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-04-18 11:21:09 +08:00 |
|
liangkangnan
|
0e188d4934
|
reorganize example and optimize interrupt
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-04-11 19:03:49 +08:00 |
|
liangkangnan
|
a68f31b604
|
perips: add uart_tx and gpio
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-04-05 22:27:00 +08:00 |
|
liangkangnan
|
6660f18b3d
|
support CSR inst
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-04-05 22:22:34 +08:00 |
|
liangkangnan
|
ecb9fca8c1
|
update
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-03-29 23:19:14 +08:00 |
|
liangkangnan
|
8b51737477
|
add interrupt support and example
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-03-08 15:09:30 +08:00 |
|
liangkangnan
|
8208cbc100
|
support JTAG
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-03-01 14:55:36 +08:00 |