zcy
/
tinyriscv
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
359 Commits
3 Branches
9 Tags
66 MiB
Commit Graph

1 Commits (verilator)

Author SHA1 Message Date
liangkangnan 58f180a92f rtl: perips: rewrite uart module 
Signed-off-by: liangkangnan <liangkangnan@163.com>
 2021-08-07 14:28:46 +08:00