liangkangnan
|
5c87fc09ef
|
tb: add jtag testbench
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-12-06 20:07:06 +08:00 |
|
liangkangnan
|
f03f42fc9b
|
rtl: add reset ctrl module
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-11-18 22:15:08 +08:00 |
|
liangkangnan
|
2b44f1e8f3
|
first release
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-10-23 21:26:18 +08:00 |
|
liangkangnan
|
442e9e8f5c
|
tb: add jtag test result
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-09-12 14:54:56 +08:00 |
|
liangkangnan
|
96b2eca546
|
tb: set uart debug disable
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-07-04 17:31:58 +08:00 |
|
liangkangnan
|
405b3fb0c3
|
tb: add README.md
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-06-21 21:32:10 +08:00 |
|
liangkangnan
|
38c2245218
|
sim: remove tb file to tb dir
Signed-off-by: liangkangnan <liangkangnan@163.com>
|
2020-05-27 23:17:05 +08:00 |