zcy
/
tinyriscv
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

rtl:sys_bus: fix only select one master 

Signed-off-by: liangkangnan <liangkangnan@163.com>
verilator
liangkangnan 2023-03-21 17:54:36 +08:00
parent 36380133f4
commit 8bfee71fd0
1 changed files with 5 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
rtl/sys_bus/obi_interconnect_master_sel.sv
View File

@ -47,28 +47,25 @@ module obi_interconnect_master_sel #(
genvar m; genvar m;
logic[MASTERS-1:0] master_req; logic[MASTERS-1:0] master_req_vec;
generate generate
for (m = 0; m < MASTERS; m = m + 1) begin: gen_master_req_vec for (m = 0; m < MASTERS; m = m + 1) begin: gen_master_req_vec
assign master_req[m] = master_req_i[m]; assign master_req_vec[m] = master_req_i[m] &
((master_addr_i[m] & slave_addr_mask_i) == slave_addr_base_i);
end end
endgenerate endgenerate
logic[MASTERS-1:0] master_req_vec;
logic[MASTERS-1:0] master_sel_vec; logic[MASTERS-1:0] master_sel_vec;
generate generate
// 优先级仲裁机制，LSB优先级最高，MSB优先级最低 // 优先级仲裁机制，LSB优先级最高，MSB优先级最低
for (m = 0; m < MASTERS; m = m + 1) begin: gen_master_sel_vec for (m = 0; m < MASTERS; m = m + 1) begin: gen_master_sel_vec
if (m == 0) begin: m_is_0 if (m == 0) begin: m_is_0
assign master_req_vec[m] = 1'b1; assign master_sel_vec[m] = master_req_vec[0];
end else begin: m_is_not_0 end else begin: m_is_not_0
assign master_req_vec[m] = ~(|master_req[m-1:0]); assign master_sel_vec[m] = ~(|master_req_vec[m-1:0]) & master_req_vec[m];
end end
assign master_sel_vec[m] = master_req_vec[m] &
master_req_i[m] &
((master_addr_i[m] & slave_addr_mask_i) == slave_addr_base_i);
end end
endgenerate endgenerate