target: add target->type->has_mmu fn.
improve default target->read/write_phys_memory, produce more sensible error messages if the mmu interface functions have not been implemented yet vs. will not be implemented(e.g. cortex m3). Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>__archive__
parent
972924b2ad
commit
d269122f91
|
@ -52,6 +52,12 @@ extern uint8_t armv7m_gdb_dummy_cpsr_value[];
|
||||||
extern reg_t armv7m_gdb_dummy_cpsr_reg;
|
extern reg_t armv7m_gdb_dummy_cpsr_reg;
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
static int cortex_m3_has_mmu(struct target_s *target, bool *has_mmu)
|
||||||
|
{
|
||||||
|
*has_mmu = false;
|
||||||
|
return ERROR_OK;
|
||||||
|
}
|
||||||
|
|
||||||
static int cortexm3_dap_read_coreregister_u32(swjdp_common_t *swjdp,
|
static int cortexm3_dap_read_coreregister_u32(swjdp_common_t *swjdp,
|
||||||
uint32_t *value, int regnum)
|
uint32_t *value, int regnum)
|
||||||
{
|
{
|
||||||
|
@ -1837,6 +1843,7 @@ target_type_t cortexm3_target =
|
||||||
.register_commands = cortex_m3_register_commands,
|
.register_commands = cortex_m3_register_commands,
|
||||||
.target_create = cortex_m3_target_create,
|
.target_create = cortex_m3_target_create,
|
||||||
.init_target = cortex_m3_init_target,
|
.init_target = cortex_m3_init_target,
|
||||||
|
.has_mmu = cortex_m3_has_mmu,
|
||||||
.examine = cortex_m3_examine,
|
.examine = cortex_m3_examine,
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
|
@ -496,7 +496,13 @@ static int default_virt2phys(struct target_s *target, uint32_t virtual, uint32_t
|
||||||
|
|
||||||
static int default_mmu(struct target_s *target, int *enabled)
|
static int default_mmu(struct target_s *target, int *enabled)
|
||||||
{
|
{
|
||||||
*enabled = 0;
|
LOG_ERROR("Not implemented.");
|
||||||
|
return ERROR_FAIL;
|
||||||
|
}
|
||||||
|
|
||||||
|
static int default_has_mmu(struct target_s *target, bool *has_mmu)
|
||||||
|
{
|
||||||
|
*has_mmu = true;
|
||||||
return ERROR_OK;
|
return ERROR_OK;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@ -742,16 +748,34 @@ int target_mcr(struct target_s *target, int cpnum, uint32_t op1, uint32_t op2, u
|
||||||
}
|
}
|
||||||
|
|
||||||
static int default_read_phys_memory(struct target_s *target, uint32_t address, uint32_t size, uint32_t count, uint8_t *buffer)
|
static int default_read_phys_memory(struct target_s *target, uint32_t address, uint32_t size, uint32_t count, uint8_t *buffer)
|
||||||
|
{
|
||||||
|
int retval;
|
||||||
|
bool mmu;
|
||||||
|
retval = target->type->has_mmu(target, &mmu);
|
||||||
|
if (retval != ERROR_OK)
|
||||||
|
return retval;
|
||||||
|
if (mmu)
|
||||||
{
|
{
|
||||||
LOG_ERROR("Not implemented");
|
LOG_ERROR("Not implemented");
|
||||||
return ERROR_FAIL;
|
return ERROR_FAIL;
|
||||||
}
|
}
|
||||||
|
return target_read_memory(target, address, size, count, buffer);
|
||||||
|
}
|
||||||
|
|
||||||
static int default_write_phys_memory(struct target_s *target, uint32_t address, uint32_t size, uint32_t count, uint8_t *buffer)
|
static int default_write_phys_memory(struct target_s *target, uint32_t address, uint32_t size, uint32_t count, uint8_t *buffer)
|
||||||
|
{
|
||||||
|
int retval;
|
||||||
|
bool mmu;
|
||||||
|
retval = target->type->has_mmu(target, &mmu);
|
||||||
|
if (retval != ERROR_OK)
|
||||||
|
return retval;
|
||||||
|
if (mmu)
|
||||||
{
|
{
|
||||||
LOG_ERROR("Not implemented");
|
LOG_ERROR("Not implemented");
|
||||||
return ERROR_FAIL;
|
return ERROR_FAIL;
|
||||||
}
|
}
|
||||||
|
return target_write_memory(target, address, size, count, buffer);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
int target_init(struct command_context_s *cmd_ctx)
|
int target_init(struct command_context_s *cmd_ctx)
|
||||||
|
@ -816,6 +840,10 @@ int target_init(struct command_context_s *cmd_ctx)
|
||||||
{
|
{
|
||||||
target->type->mmu = default_mmu;
|
target->type->mmu = default_mmu;
|
||||||
}
|
}
|
||||||
|
if (target->type->has_mmu == NULL)
|
||||||
|
{
|
||||||
|
target->type->has_mmu = default_has_mmu;
|
||||||
|
}
|
||||||
target = target->next;
|
target = target->next;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
|
@ -199,8 +199,16 @@ struct target_type_s
|
||||||
*/
|
*/
|
||||||
int (*write_phys_memory)(struct target_s *target, uint32_t phys_address, uint32_t size, uint32_t count, uint8_t *buffer);
|
int (*write_phys_memory)(struct target_s *target, uint32_t phys_address, uint32_t size, uint32_t count, uint8_t *buffer);
|
||||||
|
|
||||||
|
/* returns true if the mmu is enabled. Default implementation returns error. */
|
||||||
int (*mmu)(struct target_s *target, int *enabled);
|
int (*mmu)(struct target_s *target, int *enabled);
|
||||||
|
|
||||||
|
/* returns true if the target has an mmu. This can only be
|
||||||
|
determined after the target has been examined.
|
||||||
|
|
||||||
|
Default implementation returns success and has_mmu==true.
|
||||||
|
*/
|
||||||
|
int (*has_mmu)(struct target_s *target, bool *has_mmu);
|
||||||
|
|
||||||
/* Read coprocessor - arm specific. Default implementation returns error. */
|
/* Read coprocessor - arm specific. Default implementation returns error. */
|
||||||
int (*mrc)(struct target_s *target, int cpnum, uint32_t op1, uint32_t op2, uint32_t CRn, uint32_t CRm, uint32_t *value);
|
int (*mrc)(struct target_s *target, int cpnum, uint32_t op1, uint32_t op2, uint32_t CRn, uint32_t CRm, uint32_t *value);
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue