zcy
/
tinyriscv-openocd
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix whitespace. 

Change-Id: I05c5342d8a461cd8c618a3f60296925e9e84643f
regcache
Tim Newsome 2020-04-20 15:22:01 -07:00
parent eaabf76fde
commit bd7d75d4b9
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/target/riscv/riscv.c
View File

@ -3001,7 +3001,7 @@ bool riscv_has_register(struct target *target, int hartid, int regid)
return 1; return 1;
} }
/** /**
* If write is true: * If write is true:
* return true iff we are guaranteed that the register will contain exactly * return true iff we are guaranteed that the register will contain exactly
* the value we just wrote when it's read. * the value we just wrote when it's read.
@ -3035,7 +3035,7 @@ static bool gdb_regno_cacheable(enum gdb_regno regno, bool write)
case GDB_REGNO_MEPC: case GDB_REGNO_MEPC:
case GDB_REGNO_MCAUSE: case GDB_REGNO_MCAUSE:
case GDB_REGNO_SATP: case GDB_REGNO_SATP:
/* /*
* WARL registers might not contain the value we just wrote, but * WARL registers might not contain the value we just wrote, but
* these ones won't spontaneously change their value either. * * these ones won't spontaneously change their value either. *
*/ */