zcy
/
tinyriscv-openocd
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Update DM355 target config to know about ICEpick. 

Still defaults to nonstandard EMU0/EMU1 settings.


git-svn-id: svn://svn.berlios.de/openocd/trunk@2757 b42882b7-edfa-0310-969c-e2dbd0fdcd60
__archive__
dbrownell 2009-09-25 17:02:59 +00:00
parent 43b3807878
commit ad43374c7f
1 changed files with 18 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
tcl/target/ti_dm355.cfg
View File

@ -12,9 +12,16 @@ if { [info exists ENDIAN] } {
set _ENDIAN little set _ENDIAN little
} }
# # TI boards default to EMU0/EMU1 *high* -- ARM and ETB are *disabled*
# For now, expect EMU0/EMU1 jumpered LOW (not TI's default) so ARM and ETB # after JTAG reset until ICEpick is used to route them in.
# are enabled without making ICEpick route ARM and ETB into the JTAG chain. #set EMU01 "-disable"
# With EMU0/EMU1 jumpered *low* ARM and ETB are *enabled* without
# needing any ICEpick interaction.
set EMU01 "-enable"
source [find target/icepick.cfg]
# #
# Also note: when running without RTCK before the PLLs are set up, you # Also note: when running without RTCK before the PLLs are set up, you
# may need to slow the JTAG clock down quite a lot (under 2 MHz). # may need to slow the JTAG clock down quite a lot (under 2 MHz).
@ -26,7 +33,10 @@ if { [info exists ETB_TAPID ] } {
} else { } else {
set _ETB_TAPID 0x2b900f0f set _ETB_TAPID 0x2b900f0f
} }
jtag newtap $_CHIPNAME etb -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_ETB_TAPID jtag newtap $_CHIPNAME etb -irlen 4 -ircapture 0x1 -irmask 0xf \
-expected-id $_ETB_TAPID $EMU01
jtag configure $_CHIPNAME.etb -event tap-enable \
"icepick_c_tapenable $_CHIPNAME.jrc 1"
# Subsidiary TAP: ARM926ejs with scan chains for ARM Debug, EmbeddedICE-RT, ETM. # Subsidiary TAP: ARM926ejs with scan chains for ARM Debug, EmbeddedICE-RT, ETM.
if { [info exists CPU_TAPID ] } { if { [info exists CPU_TAPID ] } {
@ -34,7 +44,10 @@ if { [info exists CPU_TAPID ] } {
} else { } else {
set _CPU_TAPID 0x07926001 set _CPU_TAPID 0x07926001
} }
jtag newtap $_CHIPNAME arm -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPU_TAPID jtag newtap $_CHIPNAME arm -irlen 4 -ircapture 0x1 -irmask 0xf \
-expected-id $_CPU_TAPID $EMU01
jtag configure $_CHIPNAME.arm -event tap-enable \
"icepick_c_tapenable $_CHIPNAME.jrc 0"
# Primary TAP: ICEpick (JTAG route controller) and boundary scan # Primary TAP: ICEpick (JTAG route controller) and boundary scan
if { [info exists JRC_TAPID ] } { if { [info exists JRC_TAPID ] } {