zcy
/
tinyriscv-openocd
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

tcl: Support for Analog Devices ADSP-SC58x / ADSP-SC584-EZBRD 

The original script was broken by changes to the Cortex-A code.  The
recent introduction of the mem_ap target provided a new mechanism to
allow the script to be fixed.  This also adds an example board script
for the ADSP-SC584-EZBRD.

Change-Id: I36bc1ac6b6c036539f4175f1e65223ba10a35355
Signed-off-by: Peter Lawrence <majbthrd@gmail.com>
Reviewed-on: http://openocd.zylin.com/4855
Tested-by: jenkins
Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
log_output
Peter Lawrence 2019-01-16 18:00:34 -06:00 committed by Tomas Vanek
parent f63b519385
commit 8417a569fe
2 changed files with 50 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

31
tcl/board/adsp-sc584-ezbrd.cfg Normal file
View File

@ -0,0 +1,31 @@
#
# Analog Devices ADSP-SC584-EZBRD evaluation board
#
# Evaluation boards by Analog Devices (and designs derived from them) use a
# non-standard 10-pin 0.05" ARM Cortex Debug Connector. In this bastardized
# implementation, pin 9 (GND or GNDDetect) has been usurped with JTAG /TRST.
#
# As a result, a standards-compliant debug pod will force /TRST active,
# putting the processor's debug interface into reset and preventing usage.
#
# A connector adapter must be employed on these boards to isolate or remap
# /TRST so that it is only asserted when intended.
# Analog expects users to use their proprietary ICE-1000 / ICE-2000 with all
# ADSP-SC58x designs, but this is an ARM target (and subject to the
# qualifications above) many ARM debug pods should be compatible.
#source [find interface/cmsis-dap.cfg]
source [find interface/jlink.cfg]
# Analog's silicon supports SWD and JTAG, but their proprietary ICE is limited
# to JTAG. (This is presumably why their connector pinout was modified.)
# SWD is chosen here, as it is more efficient and doesn't require /TRST.
transport select swd
# chosen speed is 'safe' choice, but your adapter may be capable of more
adapter_khz 400
source [find target/adsp-sc58x.cfg]

31
tcl/target/adsp-sc58x.cfg
View File

@ -1,11 +1,17 @@
#
# Analog Devices ADSP-SC58x (ARM Cortex-A5 plus one or two SHARC+ DSPs) # Analog Devices ADSP-SC58x (ARM Cortex-A5 plus one or two SHARC+ DSPs)
#
# evaluation boards by Analog Devices (and designs derived from them) use a non-standard 10-pin 0.05" ARM Cortex Debug Connector # Evaluation boards by Analog Devices (and designs derived from them) use a
# pin 9 (GND or GNDDetect) has been usurped with JTAG /TRST # non-standard 10-pin 0.05" ARM Cortex Debug Connector. In this bastardized
# as a result, a standards-compliant debug pod will only force the processor's debug interface into reset, preventing usage # implementation, pin 9 (GND or GNDDetect) has been usurped with JTAG /TRST.
# so, a connector adapter must be employed on these boards to isolate or otherwise prevent /TRST from being asserted #
# As a result, a standards-compliant debug pod will force /TRST active,
# putting the processor's debug interface into reset and preventing usage.
#
# A connector adapter must be employed on these boards to isolate or remap
# /TRST so that it is only asserted when intended.
transport select swd
source [find target/swj-dp.tcl] source [find target/swj-dp.tcl]
if { [info exists CHIPNAME] } { if { [info exists CHIPNAME] } {
@ -26,21 +32,22 @@ if { [info exists CPUTAPID] } {
set _CPUTAPID 0x3BA02477 set _CPUTAPID 0x3BA02477
} }
swj_newdap $_CHIPNAME cpu -expected-id $_CPUTAPID swj_newdap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
target create ap0.mem mem_ap -dap $_CHIPNAME.dap -ap-num 0
set _TARGETNAME $_CHIPNAME.cpu set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_a -endian $_ENDIAN -dap $_CHIPNAME.dap target create $_TARGETNAME cortex_a -endian $_ENDIAN -dap $_CHIPNAME.dap
$_TARGETNAME configure -event examine-end { $_TARGETNAME configure -event examine-end {
global _TARGETNAME global _TARGETNAME
sc58x_enabledebug $_TARGETNAME sc58x_enabledebug
} }
proc sc58x_enabledebug {target} { proc sc58x_enabledebug {} {
# Enable debugging functionality by setting relevant bits in the TAPC_DBGCTL register # Enable debugging functionality by setting bits in the TAPC_DBGCTL register
# the "phys" option is critical; the OpenOCD Cortex-A target code prevents normal mww when the target is not halted # it is not possible to halt the target unless these bits have been set
# however, it is not possible to halt the target unless these register bits have been set ap0.mem mww 0x31131000 0xFFFF
$target mww phys 0x31131000 0xFFFF
} }