zcy
/
tinyriscv-openocd
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

reset and post reset speed & jtag_khz command documented. 

git-svn-id: svn://svn.berlios.de/openocd/trunk@515 b42882b7-edfa-0310-969c-e2dbd0fdcd60
__archive__
oharboe 2008-03-13 20:09:33 +00:00
parent 6de8c33c38
commit 7e8892ca39
1 changed files with 16 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
doc/openocd.texi
View File

@ -273,12 +273,18 @@ Cirrus Logic EP93xx based single-board computer bit-banging (in development)
@end itemize
@itemize @bullet
@item @b{jtag_speed} <@var{number}>
@item @b{jtag_speed} <@var{reset speed}> <@var{post reset speed}>
@cindex jtag_speed
Limit the maximum speed of the JTAG interface. Usually, a value of zero means maximum
speed. The actual effect of this option depends on the JTAG interface used.
speed. The actual effect of this option depends on the JTAG interface used. Reset
speed is used during reset and post reset speed after reset. post reset speed
is optional, in which case the reset speed is used.
@itemize @minus
@item wiggler: maximum speed / @var{number}
@item ft2232: 6MHz / (@var{number}+1)
@item amt jtagaccel: 8 / 2**@var{number}
@ -287,6 +293,13 @@ speed. The actual effect of this option depends on the JTAG interface used.
Note: Make sure the jtag clock is no more than @math{1/6th × CPU-Clock}. This is
especially true for synthesized cores (-S).
@item @b{jtag_khz} <@var{reset speed kHz}> <@var{post reset speed kHz}>
@cindex jtag_khz
Same as jtag_speed, except that the speed is specified in maximum kHz. If
the device can not support the rate asked for, or can not translate from
kHz to jtag_speed, then an error is returned. 0 means RTCK. If RTCK
is not supported, then an error is reported.
@item @b{reset_config} <@var{signals}> [@var{combination}] [@var{trst_type}] [@var{srst_type}]
@cindex reset_config
The configuration of the reset signals available on the JTAG interface AND the target.