zcy
/
tinyriscv-openocd
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

omap2420.cfg updates 

Remove ircapture/mask attributes.  Add "srst_nogate".

Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
__archive__
David Brownell 2009-10-14 02:00:34 -07:00
parent 9b9bc78ef1
commit 7afc181e42
1 changed files with 6 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
tcl/target/omap2420.cfg
View File

@ -8,12 +8,13 @@ if { [info exists CHIPNAME] } {
} }
# NOTE: likes slowish clock on reset (1.5 MBit/s or less) or use RCLK # NOTE: likes slowish clock on reset (1.5 MBit/s or less) or use RCLK
reset_config srst_nogate
# Subsidiary TAP: ARM7TDMIr4 plus imaging ... must add via ICEpick (addr 6). # Subsidiary TAP: ARM7TDMIr4 plus imaging ... must add via ICEpick (addr 6).
jtag newtap $_CHIPNAME iva -irlen 4 -ircapture 0x1 -irmask 0x3f -disable jtag newtap $_CHIPNAME iva -irlen 4 -disable
# Subsidiary TAP: C55x DSP ... must add via ICEpick (addr 2). # Subsidiary TAP: C55x DSP ... must add via ICEpick (addr 2).
jtag newtap $_CHIPNAME dsp -irlen 38 -ircapture 0x1 -irmask 0x3f -disable jtag newtap $_CHIPNAME dsp -irlen 38 -disable
# Subsidiary TAP: ARM ETB11, with scan chain for 4K of ETM trace buffer # Subsidiary TAP: ARM ETB11, with scan chain for 4K of ETM trace buffer
if { [info exists ETB_TAPID ] } { if { [info exists ETB_TAPID ] } {
@ -21,7 +22,7 @@ if { [info exists ETB_TAPID ] } {
} else { } else {
set _ETB_TAPID 0x2b900f0f set _ETB_TAPID 0x2b900f0f
} }
jtag newtap $_CHIPNAME etb -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_ETB_TAPID jtag newtap $_CHIPNAME etb -irlen 4 -expected-id $_ETB_TAPID
# Subsidiary TAP: ARM1136jf-s with scan chains for ARM Debug, EmbeddedICE-RT, ETM. # Subsidiary TAP: ARM1136jf-s with scan chains for ARM Debug, EmbeddedICE-RT, ETM.
if { [info exists CPU_TAPID ] } { if { [info exists CPU_TAPID ] } {
@ -29,7 +30,7 @@ if { [info exists CPU_TAPID ] } {
} else { } else {
set _CPU_TAPID 0x07b3602f set _CPU_TAPID 0x07b3602f
} }
jtag newtap $_CHIPNAME arm -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_CPU_TAPID jtag newtap $_CHIPNAME arm -irlen 5 -expected-id $_CPU_TAPID
# Primary TAP: ICEpick-B (JTAG route controller) and boundary scan # Primary TAP: ICEpick-B (JTAG route controller) and boundary scan
if { [info exists JRC_TAPID ] } { if { [info exists JRC_TAPID ] } {
@ -37,7 +38,7 @@ if { [info exists JRC_TAPID ] } {
} else { } else {
set _JRC_TAPID 0x01ce4801 set _JRC_TAPID 0x01ce4801
} }
jtag newtap $_CHIPNAME jrc -irlen 2 -ircapture 0x1 -irmask 0x3 -expected-id $_JRC_TAPID jtag newtap $_CHIPNAME jrc -irlen 2 -expected-id $_JRC_TAPID
# GDB target: the ARM. # GDB target: the ARM.
set _TARGETNAME $_CHIPNAME.arm set _TARGETNAME $_CHIPNAME.arm