arm_adi_v5: added partnumber for APQ8016
On APQ8016 was found a CoreSight component designed by Qualcomm, according to db410c HRM [1] it has a partnumber following this schema: [11:8] is 0x4 meaning Qualcomm designed Coresight component in QDSS. Reads as 0x4. [7:6] is Subsystem/core family ID (e.g. denote QDSS family or generation). [5:4] is Subsystem/core configuration options (e.g. denote cache options, etc.). [3:2] is Subsystem/core fuse options. [1:0] is Subsystem/core future use field Reads as 0x440. [1] - https://developer.qualcomm.com/download/sd410/hardware-register-description-qualcomm-snapdragon-410.pdf Change-Id: I9b4b41fd17c59d2f5ae35b53278d06d6087665f8 Signed-off-by: Jiri Kastner <cz172638@gmail.com> Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3408 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>__archive__
parent
0c96c4e88e
commit
79d0f1345b
|
@ -1040,6 +1040,7 @@ static const struct {
|
||||||
{ ARM_ID, 0xd07, "Cortex-A57 Debug", "(Debug Unit)", },
|
{ ARM_ID, 0xd07, "Cortex-A57 Debug", "(Debug Unit)", },
|
||||||
{ ARM_ID, 0xd08, "Cortex-A72 Debug", "(Debug Unit)", },
|
{ ARM_ID, 0xd08, "Cortex-A72 Debug", "(Debug Unit)", },
|
||||||
{ 0x0E5, 0x000, "SHARC+/Blackfin+", "", },
|
{ 0x0E5, 0x000, "SHARC+/Blackfin+", "", },
|
||||||
|
{ 0x0F0, 0x440, "Qualcomm QDSS Component v1", "(Qualcomm Designed CoreSight Component v1)", },
|
||||||
/* legacy comment: 0x113: what? */
|
/* legacy comment: 0x113: what? */
|
||||||
{ ANY_ID, 0x120, "TI SDTI", "(System Debug Trace Interface)", }, /* from OMAP3 memmap */
|
{ ANY_ID, 0x120, "TI SDTI", "(System Debug Trace Interface)", }, /* from OMAP3 memmap */
|
||||||
{ ANY_ID, 0x343, "TI DAPCTL", "", }, /* from OMAP3 memmap */
|
{ ANY_ID, 0x343, "TI DAPCTL", "", }, /* from OMAP3 memmap */
|
||||||
|
|
Loading…
Reference in New Issue