zcy
/
tinyriscv-openocd
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Merge pull request #99 from riscv/cast 

Remove some unnecessary casts.
eclipse_multicore_fix v20170818
Tim Newsome 2017-08-15 14:55:44 -07:00 committed by GitHub
parent 45f28081e1 5c39079a62
commit 66806aa70d
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/target/riscv/riscv-013.c
View File

@ -1319,7 +1319,7 @@ static int read_memory(struct target *target, target_addr_t address,
} }
uint32_t value = riscv_program_read_ram(&program, r_data); uint32_t value = riscv_program_read_ram(&program, r_data);
LOG_DEBUG("M[0x%" TARGET_PRIxADDR "] reads 0x%08lx", address, (long)value); LOG_DEBUG("M[0x%" TARGET_PRIxADDR "] reads 0x%08x", address, value);
switch (size) { switch (size) {
case 1: case 1:
buffer[0] = value; buffer[0] = value;
@ -1466,7 +1466,7 @@ static int read_memory(struct target *target, target_addr_t address,
return ERROR_FAIL; return ERROR_FAIL;
} }
LOG_DEBUG("M[0x%08lx] reads 0x%08lx", (long)t_addr, (long)value); LOG_DEBUG("M[0x%08lx] reads 0x%08x", (long)t_addr, value);
} }
riscv_batch_free(batch); riscv_batch_free(batch);
} }
@ -1555,7 +1555,7 @@ static int write_memory(struct target *target, target_addr_t address,
} }
riscv_program_write_ram(&program, r_data, value); riscv_program_write_ram(&program, r_data, value);
LOG_DEBUG("M[0x%08lx] writes 0x%08lx", (long)address, (long)value); LOG_DEBUG("M[0x%08lx] writes 0x%08x", (long)address, value);
if (riscv_program_exec(&program, target) != ERROR_OK) { if (riscv_program_exec(&program, target) != ERROR_OK) {
uint32_t acs = dmi_read(target, DMI_ABSTRACTCS); uint32_t acs = dmi_read(target, DMI_ABSTRACTCS);
@ -1615,7 +1615,7 @@ static int write_memory(struct target *target, target_addr_t address,
return ERROR_FAIL; return ERROR_FAIL;
} }
LOG_DEBUG("M[0x%08lx] writes 0x%08lx", (long)t_addr, (long)value); LOG_DEBUG("M[0x%08lx] writes 0x%08x", (long)t_addr, value);
riscv_batch_add_dmi_write( riscv_batch_add_dmi_write(
batch, batch,