PXA255: force reset config

These chips need both SRST and TRST when debugging,
and SRST doesn't gate JTAG.
__archive__
David Brownell 2009-10-26 22:59:46 -07:00
parent 4a91b070ff
commit 4a26390eec
1 changed files with 4 additions and 0 deletions

View File

@ -31,6 +31,10 @@ target create $_TARGETNAME xscale -endian $_ENDIAN \
jtag_khz 300
$_TARGETNAME configure -event "reset-start" { jtag_khz 300 }
# both TRST and SRST are *required* for debug
# DCSR is often accessed with SRST active
reset_config trst_and_srst separate srst_nogate
# reset processing that works with PXA
proc init_reset {mode} {
# assert both resets; equivalent to power-on reset