2012-03-02 03:08:54 +00:00
|
|
|
|
|
|
|
|
adapter_khz 500
|
|
|
|
|
|
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
|
|
|
set _CHIPNAME $CHIPNAME
|
|
|
|
|
} else {
|
|
|
|
|
set _CHIPNAME lpc4350
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#
|
|
|
|
|
# M4 JTAG mode TAP
|
|
|
|
|
#
|
|
|
|
|
if { [info exists M4_JTAG_TAPID] } {
|
|
|
|
|
set _M4_JTAG_TAPID $M4_JTAG_TAPID
|
|
|
|
|
} else {
|
|
|
|
|
set _M4_JTAG_TAPID 0x4ba00477
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#
|
|
|
|
|
# M4 SWD mode TAP
|
|
|
|
|
#
|
|
|
|
|
if { [info exists M4_SWD_TAPID] } {
|
|
|
|
|
set _M4_SWD_TAPID $M4_SWD_TAPID
|
|
|
|
|
} else {
|
|
|
|
|
set _M4_SWD_TAPID 0x2ba01477
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#
|
|
|
|
|
# M0 TAP
|
|
|
|
|
#
|
|
|
|
|
if { [info exists M0_JTAG_TAPID] } {
|
|
|
|
|
set _M0_JTAG_TAPID $M0_JTAG_TAPID
|
|
|
|
|
} else {
|
|
|
|
|
set _M0_JTAG_TAPID 0x0ba01477
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
jtag newtap $_CHIPNAME m4 -irlen 4 -ircapture 0x1 -irmask 0xf \
|
|
|
|
|
-expected-id $_M4_JTAG_TAPID
|
|
|
|
|
|
|
|
|
|
jtag newtap $_CHIPNAME m0 -irlen 4 -ircapture 0x1 -irmask 0xf \
|
|
|
|
|
-expected-id $_M0_JTAG_TAPID
|
|
|
|
|
|
2013-02-01 15:34:51 +00:00
|
|
|
target create $_CHIPNAME.m4 cortex_m -chain-position $_CHIPNAME.m4
|
|
|
|
|
target create $_CHIPNAME.m0 cortex_m -chain-position $_CHIPNAME.m0
|
2012-08-23 20:03:29 +00:00
|
|
|
|
2013-02-27 13:01:21 +00:00
|
|
|
# on this CPU we should use VECTRESET to perform a soft reset and
|
|
|
|
|
# manually reset the periphery
|
|
|
|
|
# SRST or SYSRESETREQ disable the debug interface for the time of
|
|
|
|
|
# the reset and will not fit our requirements for a consistent debug
|
|
|
|
|
# session
|
2013-02-01 15:34:51 +00:00
|
|
|
cortex_m reset_config vectreset
|
