135 lines
4.0 KiB
C
135 lines
4.0 KiB
C
/*
|
|
ChibiOS - Copyright (C) 2006..2016 Giovanni Di Sirio
|
|
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
|
you may not use this file except in compliance with the License.
|
|
You may obtain a copy of the License at
|
|
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
Unless required by applicable law or agreed to in writing, software
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
See the License for the specific language governing permissions and
|
|
limitations under the License.
|
|
*/
|
|
|
|
#include "ch.h"
|
|
#include "hal.h"
|
|
|
|
/*
|
|
* Maximum speed SPI configuration (18MHz, CPHA=0, CPOL=0, MSb first).
|
|
*/
|
|
static const SPIConfig hs_spicfg = {
|
|
NULL,
|
|
GPIOA,
|
|
GPIOA_SPI1NSS,
|
|
0
|
|
};
|
|
|
|
/*
|
|
* Low speed SPI configuration (281.250kHz, CPHA=0, CPOL=0, MSb first).
|
|
*/
|
|
static const SPIConfig ls_spicfg = {
|
|
NULL,
|
|
GPIOA,
|
|
GPIOA_SPI1NSS,
|
|
SPI_CR1_BR_2 | SPI_CR1_BR_1
|
|
};
|
|
|
|
/*
|
|
* SPI TX and RX buffers.
|
|
*/
|
|
static uint8_t txbuf[512];
|
|
static uint8_t rxbuf[512];
|
|
|
|
/*
|
|
* SPI bus contender 1.
|
|
*/
|
|
static THD_WORKING_AREA(spi_thread_1_wa, 256);
|
|
static THD_FUNCTION(spi_thread_1, p) {
|
|
|
|
(void)p;
|
|
|
|
chRegSetThreadName("SPI thread 1");
|
|
while (true) {
|
|
spiAcquireBus(&SPID1); /* Acquire ownership of the bus. */
|
|
palClearPad(IOPORT3, GPIOC_LED); /* LED ON. */
|
|
spiStart(&SPID1, &hs_spicfg); /* Setup transfer parameters. */
|
|
spiSelect(&SPID1); /* Slave Select assertion. */
|
|
spiExchange(&SPID1, 512,
|
|
txbuf, rxbuf); /* Atomic transfer operations. */
|
|
spiUnselect(&SPID1); /* Slave Select de-assertion. */
|
|
spiReleaseBus(&SPID1); /* Ownership release. */
|
|
}
|
|
}
|
|
|
|
/*
|
|
* SPI bus contender 2.
|
|
*/
|
|
static THD_WORKING_AREA(spi_thread_2_wa, 256);
|
|
static THD_FUNCTION(spi_thread_2, p) {
|
|
|
|
(void)p;
|
|
|
|
chRegSetThreadName("SPI thread 2");
|
|
while (true) {
|
|
spiAcquireBus(&SPID1); /* Acquire ownership of the bus. */
|
|
palSetPad(IOPORT3, GPIOC_LED); /* LED OFF. */
|
|
spiStart(&SPID1, &ls_spicfg); /* Setup transfer parameters. */
|
|
spiSelect(&SPID1); /* Slave Select assertion. */
|
|
spiExchange(&SPID1, 512,
|
|
txbuf, rxbuf); /* Atomic transfer operations. */
|
|
spiUnselect(&SPID1); /* Slave Select de-assertion. */
|
|
spiReleaseBus(&SPID1); /* Ownership release. */
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Application entry point.
|
|
*/
|
|
int main(void) {
|
|
unsigned i;
|
|
|
|
/*
|
|
* System initializations.
|
|
* - HAL initialization, this also initializes the configured device drivers
|
|
* and performs the board-specific initializations.
|
|
* - Kernel initialization, the main() function becomes a thread and the
|
|
* RTOS is active.
|
|
*/
|
|
halInit();
|
|
chSysInit();
|
|
|
|
/*
|
|
* SPI1 I/O pins setup.
|
|
*/
|
|
palSetPadMode(IOPORT1, 5, PAL_MODE_STM32_ALTERNATE_PUSHPULL); /* SCK. */
|
|
palSetPadMode(IOPORT1, 6, PAL_MODE_STM32_ALTERNATE_PUSHPULL); /* MISO.*/
|
|
palSetPadMode(IOPORT1, 7, PAL_MODE_STM32_ALTERNATE_PUSHPULL); /* MOSI.*/
|
|
palSetPadMode(IOPORT1, GPIOA_SPI1NSS, PAL_MODE_OUTPUT_PUSHPULL);
|
|
palSetPad(IOPORT1, GPIOA_SPI1NSS);
|
|
|
|
/*
|
|
* Prepare transmit pattern.
|
|
*/
|
|
for (i = 0; i < sizeof(txbuf); i++)
|
|
txbuf[i] = (uint8_t)i;
|
|
|
|
/*
|
|
* Starting the transmitter and receiver threads.
|
|
*/
|
|
chThdCreateStatic(spi_thread_1_wa, sizeof(spi_thread_1_wa),
|
|
NORMALPRIO + 1, spi_thread_1, NULL);
|
|
chThdCreateStatic(spi_thread_2_wa, sizeof(spi_thread_2_wa),
|
|
NORMALPRIO + 1, spi_thread_2, NULL);
|
|
|
|
/*
|
|
* Normal main() thread activity, in this demo it does nothing.
|
|
*/
|
|
while (true) {
|
|
chThdSleepMilliseconds(500);
|
|
}
|
|
return 0;
|
|
}
|