220 lines
5.3 KiB
C
220 lines
5.3 KiB
C
/*
|
|
ChibiOS/RT - Copyright (C) 2006-2007 Giovanni Di Sirio.
|
|
|
|
This file is part of ChibiOS/RT.
|
|
|
|
ChibiOS/RT is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
ChibiOS/RT is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include <ch.h>
|
|
|
|
#include "lpc214x.h"
|
|
#include "vic.h"
|
|
#include "lpc214x_serial.h"
|
|
#include "lpc214x_ssp.h"
|
|
#include "mmcsd.h"
|
|
|
|
#include "buzzer.h"
|
|
|
|
extern void IrqHandler(void);
|
|
extern void T0IrqHandler(void);
|
|
|
|
#define VAL_TC0_PRESCALER 0
|
|
|
|
/*
|
|
* Pins configuration for Olimex LPC-P2148.
|
|
*
|
|
* PINSEL0
|
|
* P0 P0 P0 P0 P0 P0 RXD TXD SSE MOS MIS SCK SDA SCL RXD TXD
|
|
* 15 14 13 12 11 10 1 1 L0 I0 O0 0 0 0 0 0
|
|
* 00 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01
|
|
* IN IN OUT OUT OUT OUT -- -- -- -- -- -- -- -- -- --
|
|
* 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0
|
|
*
|
|
* PINSEL1
|
|
* P0 AD P0 P0 -- -- AO -- VB P0 P0 P0 MOS MIS SCK P0
|
|
* 31 03 29 28 -- -- UT -- US 22 21 20 I1 O1 1 16
|
|
* 00 01 00 00 00 00 10 00 01 00 00 00 10 10 10 00
|
|
* OUT -- OUT OUT -- -- -- -- -- OUT OUT OUT -- -- -- IN
|
|
* 1 0 1 1 0 0 0 0 0 1 1 1 0 0 0 0
|
|
*
|
|
* PINSEL2
|
|
* -- -- -- -- -- -- -- -- -- -- -- -- -- -- GP DBG --
|
|
* -- -- -- -- -- -- -- -- -- -- -- -- -- -- IO --
|
|
* 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0 1 00
|
|
* -- -- -- -- -- -- -- -- -- -- -- -- -- -- IN -- --
|
|
*/
|
|
#define VAL_PINSEL0 0x00055555
|
|
#define VAL_PINSEL1 0x100840A8
|
|
#define VAL_PINSEL2 0x00000004
|
|
#define VAL_FIO0DIR 0xB0703C00
|
|
#define VAL_FIO1DIR 0x00000000
|
|
|
|
/*
|
|
* Hardware initialization goes here.
|
|
* NOTE: Interrupts are still disabled.
|
|
*/
|
|
void hwinit(void) {
|
|
|
|
/*
|
|
* All peripherals clock disabled by default in order to save power.
|
|
*/
|
|
PCONP = PCRTC | PCTIM0;
|
|
|
|
/*
|
|
* MAM setup.
|
|
*/
|
|
MAMTIM = 0x3; /* 3 cycles for flash accesses. */
|
|
MAMCR = 0x2; /* MAM fully enabled. */
|
|
|
|
/*
|
|
* PLL setup for Fosc=12MHz and CCLK=48MHz.
|
|
* P=2 M=3.
|
|
*/
|
|
PLL *pll = PLLBase;
|
|
pll->PLL0_CFG = 0x23; /* P and M values. */
|
|
pll->PLL0_CON = 0x1; /* Enalbles the PLL 0. */
|
|
pll->PLL0_FEED = 0xAA;
|
|
pll->PLL0_FEED = 0x55;
|
|
while (!(pll->PLL0_STAT & 0x400))
|
|
; /* Wait for PLL lock. */
|
|
|
|
pll->PLL0_CON = 0x3; /* Connects the PLL. */
|
|
pll->PLL0_FEED = 0xAA;
|
|
pll->PLL0_FEED = 0x55;
|
|
|
|
/*
|
|
* VPB setup.
|
|
* PCLK = CCLK / 4.
|
|
*/
|
|
VPBDIV = VPD_D4;
|
|
|
|
/*
|
|
* I/O pins configuration.
|
|
*/
|
|
PINSEL0 = VAL_PINSEL0;
|
|
PINSEL1 = VAL_PINSEL1;
|
|
PINSEL2 = VAL_PINSEL2;
|
|
IO0DIR = VAL_FIO0DIR;
|
|
IO0SET = 0xFFFFFFFF;
|
|
IO1DIR = VAL_FIO1DIR;
|
|
IO1SET = 0xFFFFFFFF;
|
|
|
|
/*
|
|
* Interrupt vectors assignment.
|
|
*/
|
|
InitVIC();
|
|
VICDefVectAddr = (IOREG32)IrqHandler;
|
|
SetVICVector(T0IrqHandler, 0, SOURCE_Timer0);
|
|
SetVICVector(UART0IrqHandler, 1, SOURCE_UART0);
|
|
SetVICVector(UART1IrqHandler, 2, SOURCE_UART1);
|
|
|
|
/*
|
|
* System Timer initialization, 1ms intervals.
|
|
*/
|
|
VICIntEnable = INTMASK(SOURCE_Timer0);
|
|
TC *timer = T0Base;
|
|
timer->TC_PR = VAL_TC0_PRESCALER;
|
|
timer->TC_MR0 = (PCLK / CH_FREQUENCY) / (VAL_TC0_PRESCALER + 1);
|
|
timer->TC_MCR = 3; /* Interrupt and clear TC on match MR0. */
|
|
timer->TC_TCR = 2; /* Reset counter and prescaler. */
|
|
timer->TC_TCR = 1; /* Timer enabled. */
|
|
|
|
/*
|
|
* Other subsystems.
|
|
*/
|
|
InitSerial();
|
|
InitSSP();
|
|
InitMMC();
|
|
InitBuzzer();
|
|
}
|
|
|
|
void chSysPause(void) {
|
|
|
|
chThdSetPriority(IDLEPRIO);
|
|
|
|
while (TRUE) {
|
|
// Note, it is disabled because it causes trouble with the JTAG probe.
|
|
// Enable it in the final code only.
|
|
// PCON = 1; /* Stops CPU clock until next interrupt. */
|
|
}
|
|
}
|
|
|
|
/*
|
|
* System halt.
|
|
* Yellow LED only.
|
|
*/
|
|
void chSysHalt(void) {
|
|
|
|
chSysLock();
|
|
IO0SET = 0x80000C00;
|
|
IO0CLR = 0x80000000;
|
|
while (TRUE)
|
|
;
|
|
}
|
|
|
|
/*
|
|
* Undefined Instruction exception handler.
|
|
* Yellow LED + RED LED 2.
|
|
*/
|
|
void UndHandler(void) {
|
|
|
|
IO0SET = 0x80000C00;
|
|
IO0CLR = 0x80000800;
|
|
while(TRUE)
|
|
;
|
|
}
|
|
|
|
/*
|
|
* Prefetch exception handler.
|
|
* Yellow LED + RED LED 1.
|
|
*/
|
|
void PrefetchHandler(void) {
|
|
|
|
IO0SET = 0x80000C00;
|
|
IO0CLR = 0x80000400;
|
|
while(TRUE)
|
|
;
|
|
}
|
|
|
|
/*
|
|
* Abort exception handler.
|
|
* Yellow LED + both RED LEDs.
|
|
*/
|
|
void AbortHandler(void) {
|
|
|
|
IO0SET = 0x80000C00;
|
|
IO0CLR = 0x80000C00;
|
|
while(TRUE)
|
|
;
|
|
}
|
|
|
|
/*
|
|
* Non-vectored IRQs handling here.
|
|
*/
|
|
void NonVectoredIrq(void) {
|
|
|
|
VICVectAddr = 0;
|
|
}
|
|
|
|
/*
|
|
* Timer 0 IRQ handling here.
|
|
*/
|
|
void Timer0Irq(void) {
|
|
|
|
T0IR = 1; /* Clear interrupt on match MR0. */
|
|
VICVectAddr = 0;
|
|
chSchTimerHandlerI();
|
|
}
|