269 lines
8.5 KiB
C
269 lines
8.5 KiB
C
/*
|
|
ChibiOS/RT - Copyright (C) 2006-2013 Giovanni Di Sirio
|
|
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
|
you may not use this file except in compliance with the License.
|
|
You may obtain a copy of the License at
|
|
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
Unless required by applicable law or agreed to in writing, software
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
See the License for the specific language governing permissions and
|
|
limitations under the License.
|
|
*/
|
|
|
|
/**
|
|
* @file LPC43xx/serial_lld.h
|
|
* @brief LPC43xx low level serial driver header.
|
|
*
|
|
* @addtogroup SERIAL
|
|
* @{
|
|
*/
|
|
|
|
#ifndef _SERIAL_LLD_H_
|
|
#define _SERIAL_LLD_H_
|
|
|
|
#if HAL_USE_SERIAL || defined(__DOXYGEN__)
|
|
|
|
/*===========================================================================*/
|
|
/* Driver constants. */
|
|
/*===========================================================================*/
|
|
|
|
#define IIR_SRC_MASK 0x0F
|
|
#define IIR_SRC_NONE 0x01
|
|
#define IIR_SRC_MODEM 0x00
|
|
#define IIR_SRC_TX 0x02
|
|
#define IIR_SRC_RX 0x04
|
|
#define IIR_SRC_ERROR 0x06
|
|
#define IIR_SRC_TIMEOUT 0x0C
|
|
|
|
#define IER_RBR 1
|
|
#define IER_THRE 2
|
|
#define IER_STATUS 4
|
|
|
|
#define LCR_WL5 0
|
|
#define LCR_WL6 1
|
|
#define LCR_WL7 2
|
|
#define LCR_WL8 3
|
|
#define LCR_STOP1 0
|
|
#define LCR_STOP2 4
|
|
#define LCR_NOPARITY 0
|
|
#define LCR_PARITYODD 0x08
|
|
#define LCR_PARITYEVEN 0x18
|
|
#define LCR_PARITYONE 0x28
|
|
#define LCR_PARITYZERO 0x38
|
|
#define LCR_BREAK_ON 0x40
|
|
#define LCR_DLAB 0x80
|
|
|
|
#define FCR_ENABLE 1
|
|
#define FCR_RXRESET 2
|
|
#define FCR_TXRESET 4
|
|
#define FCR_TRIGGER0 0
|
|
#define FCR_TRIGGER1 0x40
|
|
#define FCR_TRIGGER2 0x80
|
|
#define FCR_TRIGGER3 0xC0
|
|
|
|
#define LSR_RBR_FULL 1
|
|
#define LSR_OVERRUN 2
|
|
#define LSR_PARITY 4
|
|
#define LSR_FRAMING 8
|
|
#define LSR_BREAK 0x10
|
|
#define LSR_THRE 0x20
|
|
#define LSR_TEMT 0x40
|
|
#define LSR_RXFE 0x80
|
|
|
|
#define TER_ENABLE 0x01
|
|
|
|
/*===========================================================================*/
|
|
/* Driver pre-compile time settings. */
|
|
/*===========================================================================*/
|
|
|
|
/**
|
|
* @brief UART0 driver enable switch.
|
|
* @details If set to @p TRUE the support for UART0 is included.
|
|
* @note The default is @p TRUE .
|
|
*/
|
|
#if !defined(LPC_SERIAL_USE_UART0) || defined(__DOXYGEN__)
|
|
#define LPC_SERIAL_USE_UART0 TRUE
|
|
#endif
|
|
|
|
/**
|
|
* @brief UART1 driver enable switch.
|
|
* @details If set to @p TRUE the support for UART1 is included.
|
|
* @note The default is @p TRUE .
|
|
*/
|
|
#if !defined(LPC_SERIAL_USE_UART1) || defined(__DOXYGEN__)
|
|
#define LPC_SERIAL_USE_UART1 TRUE
|
|
#endif
|
|
|
|
/**
|
|
* @brief UART2 driver enable switch.
|
|
* @details If set to @p TRUE the support for UART2 is included.
|
|
* @note The default is @p TRUE .
|
|
*/
|
|
#if !defined(LPC_SERIAL_USE_UART2) || defined(__DOXYGEN__)
|
|
#define LPC_SERIAL_USE_UART2 TRUE
|
|
#endif
|
|
|
|
/**
|
|
* @brief UART3 driver enable switch.
|
|
* @details If set to @p TRUE the support for UART3 is included.
|
|
* @note The default is @p TRUE .
|
|
*/
|
|
#if !defined(LPC_SERIAL_USE_UART3) || defined(__DOXYGEN__)
|
|
#define LPC_SERIAL_USE_UART3 TRUE
|
|
#endif
|
|
|
|
/**
|
|
* @brief FIFO preload parameter.
|
|
* @details Configuration parameter, this values defines how many bytes are
|
|
* preloaded in the HW transmit FIFO for each interrupt, the maximum
|
|
* value is 16 the minimum is 1.
|
|
* @note An high value reduces the number of interrupts generated but can
|
|
* also increase the worst case interrupt response time because the
|
|
* preload loops.
|
|
*/
|
|
#if !defined(LPC_SERIAL_FIFO_PRELOAD) || defined(__DOXYGEN__)
|
|
#define LPC_SERIAL_FIFO_PRELOAD 16
|
|
#endif
|
|
|
|
/**
|
|
* @brief UART0 interrupt priority level setting.
|
|
*/
|
|
#if !defined(LPC_SERIAL_UART0_IRQ_PRIORITY) || defined(__DOXYGEN__)
|
|
#define LPC_SERIAL_UART0_IRQ_PRIORITY 3
|
|
#endif
|
|
|
|
/**
|
|
* @brief UART1 interrupt priority level setting.
|
|
*/
|
|
#if !defined(LPC_SERIAL_UART1_IRQ_PRIORITY) || defined(__DOXYGEN__)
|
|
#define LPC_SERIAL_UART1_IRQ_PRIORITY 3
|
|
#endif
|
|
|
|
/**
|
|
* @brief UART2 interrupt priority level setting.
|
|
*/
|
|
#if !defined(LPC_SERIAL_UART2_IRQ_PRIORITY) || defined(__DOXYGEN__)
|
|
#define LPC_SERIAL_UART2_IRQ_PRIORITY 3
|
|
#endif
|
|
|
|
/**
|
|
* @brief UART3 interrupt priority level setting.
|
|
*/
|
|
#if !defined(LPC_SERIAL_UART3_IRQ_PRIORITY) || defined(__DOXYGEN__)
|
|
#define LPC_SERIAL_UART3_IRQ_PRIORITY 3
|
|
#endif
|
|
|
|
/*===========================================================================*/
|
|
/* Derived constants and error checks. */
|
|
/*===========================================================================*/
|
|
#if (LPC_SERIAL_FIFO_PRELOAD < 1) || (LPC_SERIAL_FIFO_PRELOAD > 16)
|
|
#error "invalid LPC_SERIAL_FIFO_PRELOAD setting"
|
|
#endif
|
|
|
|
/**
|
|
* @brief UART0 clock.
|
|
*/
|
|
#define LPC_SERIAL_UART0_PCLK LPC_BASE_UART0_CLK
|
|
|
|
/**
|
|
* @brief UART1 clock.
|
|
*/
|
|
#define LPC_SERIAL_UART1_PCLK LPC_BASE_UART1_CLK
|
|
|
|
/**
|
|
* @brief UART2 clock.
|
|
*/
|
|
#define LPC_SERIAL_UART2_PCLK LPC_BASE_UART2_CLK
|
|
|
|
/**
|
|
* @brief UART3 clock.
|
|
*/
|
|
#define LPC_SERIAL_UART3_PCLK LPC_BASE_UART3_CLK
|
|
|
|
/*===========================================================================*/
|
|
/* Driver data structures and types. */
|
|
/*===========================================================================*/
|
|
|
|
/**
|
|
* @brief LPC17xx Serial Driver configuration structure.
|
|
* @details An instance of this structure must be passed to @p sdStart()
|
|
* in order to configure and start a serial driver operations.
|
|
*/
|
|
typedef struct {
|
|
/**
|
|
* @brief Bit rate.
|
|
*/
|
|
uint32_t sc_speed;
|
|
/**
|
|
* @brief Initialization value for the LCR register.
|
|
*/
|
|
uint32_t sc_lcr;
|
|
/**
|
|
* @brief Initialization value for the FCR register.
|
|
*/
|
|
uint32_t sc_fcr;
|
|
} SerialConfig;
|
|
|
|
/**
|
|
* @brief @p SerialDriver specific data.
|
|
*/
|
|
#define _serial_driver_data \
|
|
_base_asynchronous_channel_data \
|
|
/* Driver state.*/ \
|
|
sdstate_t state; \
|
|
/* Input queue.*/ \
|
|
InputQueue iqueue; \
|
|
/* Output queue.*/ \
|
|
OutputQueue oqueue; \
|
|
/* Input circular buffer.*/ \
|
|
uint8_t ib[SERIAL_BUFFERS_SIZE]; \
|
|
/* Output circular buffer.*/ \
|
|
uint8_t ob[SERIAL_BUFFERS_SIZE]; \
|
|
/* End of the mandatory fields.*/ \
|
|
/* Pointer to the USART registers block.*/ \
|
|
LPC_USARTn_Type *uart;
|
|
|
|
/*===========================================================================*/
|
|
/* Driver macros. */
|
|
/*===========================================================================*/
|
|
|
|
/*===========================================================================*/
|
|
/* External declarations. */
|
|
/*===========================================================================*/
|
|
|
|
#if LPC_SERIAL_USE_UART0 && !defined(__DOXYGEN__)
|
|
extern SerialDriver SD1;
|
|
#endif
|
|
|
|
#if LPC_SERIAL_USE_UART1 && !defined(__DOXYGEN__)
|
|
extern SerialDriver SD2;
|
|
#endif
|
|
|
|
#if LPC_SERIAL_USE_UART2 && !defined(__DOXYGEN__)
|
|
extern SerialDriver SD3;
|
|
#endif
|
|
|
|
#if LPC_SERIAL_USE_UART3 && !defined(__DOXYGEN__)
|
|
extern SerialDriver SD4;
|
|
#endif
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
void sd_lld_init(void);
|
|
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config);
|
|
void sd_lld_stop(SerialDriver *sdp);
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* HAL_USE_SERIAL */
|
|
|
|
#endif /* _SERIAL_LLD_H_ */
|
|
|
|
/** @} */
|