Fixed bug 3503490.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@4193 35acf78f-673a-0410-8e92-d51de3d6d3f4master
parent
52d0b057ae
commit
b04461616c
|
@ -187,7 +187,7 @@ void stm32_clock_init(void) {
|
|||
|
||||
#if STM32_ACTIVATE_PLLI2S
|
||||
/* PLLI2S activation.*/
|
||||
RCC->PLLI2SCFGR = STM32_PLLI2SR_VALUE | STM32_PLLI2SN_VALUE;
|
||||
RCC->PLLI2SCFGR = STM32_PLLI2SR | STM32_PLLI2SN;
|
||||
RCC->CR |= RCC_CR_PLLI2SON;
|
||||
while (!(RCC->CR & RCC_CR_PLLI2SRDY))
|
||||
; /* Waits until PLLI2S is stable. */
|
||||
|
|
|
@ -189,7 +189,7 @@ void stm32_clock_init(void) {
|
|||
|
||||
#if STM32_ACTIVATE_PLLI2S
|
||||
/* PLLI2S activation.*/
|
||||
RCC->PLLI2SCFGR = STM32_PLLI2SR_VALUE | STM32_PLLI2SN_VALUE;
|
||||
RCC->PLLI2SCFGR = STM32_PLLI2SR | STM32_PLLI2SN;
|
||||
RCC->CR |= RCC_CR_PLLI2SON;
|
||||
while (!(RCC->CR & RCC_CR_PLLI2SRDY))
|
||||
; /* Waits until PLLI2S is stable. */
|
||||
|
|
|
@ -107,6 +107,8 @@
|
|||
3508758)(backported to 2.4.1).
|
||||
- FIX: Fixed chMBFetchI does not decrement mb_fullsem (bug 3504450)(backported
|
||||
to 2.2.9 and 2.4.1).
|
||||
- FIX: Fixed STM32 PLLI2S initialization error (bug 3503490)(backported
|
||||
to 2.4.1).
|
||||
- FIX: Fixed USART3 not working on STM32F2/F4 UART driver (bug 3496981)
|
||||
(backported to 2.4.1).
|
||||
- FIX: Fixed stack misalignment on Posix-MacOSX (bug 3495487)(backported
|
||||
|
|
Loading…
Reference in New Issue