git-svn-id: svn://svn.code.sf.net/p/chibios/svn/branches/kernel_3_dev@6239 35acf78f-673a-0410-8e92-d51de3d6d3f4

master
gdisirio 2013-09-02 08:51:50 +00:00
parent 8869375cd3
commit 96be7a6300
4 changed files with 16 additions and 13 deletions

View File

@ -28,14 +28,17 @@
* @{
*/
#include "ch.h"
#include <stdbool.h>
#include <stdint.h>
#if (CORTEX_NUM_VECTORS & 3) != 0
#error "the constant CORTEX_NUM_VECTORS must be a multiple of 4"
#include "cmparams.h"
#if (CORTEX_NUM_VECTORS & 7) != 0
#error "the constant CORTEX_NUM_VECTORS must be a multiple of 8"
#endif
#if (CORTEX_NUM_VECTORS < 4) || (CORTEX_NUM_VECTORS > 240)
#error "the constant CORTEX_NUM_VECTORS must be between 4 and 240 inclusive"
#if (CORTEX_NUM_VECTORS < 8) || (CORTEX_NUM_VECTORS > 240)
#error "the constant CORTEX_NUM_VECTORS must be between 8 and 240 inclusive"
#endif
/**
@ -78,7 +81,7 @@ __attribute__ ((naked))
#endif
void _unhandled_exception(void) {
while (TRUE)
while (true)
;
}

View File

@ -40,12 +40,12 @@
/**
* @brief Memory Protection unit presence.
*/
#define CORTEX_HAS_MPU FALSE
#define CORTEX_HAS_MPU 0
/**
* @brief Floating Point unit presence.
*/
#define CORTEX_HAS_FPU FALSE
#define CORTEX_HAS_FPU 0
/**
* @brief Number of bits in priority masks.

View File

@ -40,12 +40,12 @@
/**
* @brief Memory Protection unit presence.
*/
#define CORTEX_HAS_MPU TRUE
#define CORTEX_HAS_MPU 1
/**
* @brief Floating Point unit presence.
*/
#define CORTEX_HAS_FPU TRUE
#define CORTEX_HAS_FPU 1
/**
* @brief Number of bits in priority masks.
@ -57,7 +57,7 @@
* @note This number does not include the 16 system vectors and must be
* rounded to a multiple of 4.
*/
#define CORTEX_NUM_VECTORS 84
#define CORTEX_NUM_VECTORS 88
/* The following code is not processed when the file is included from an
asm module.*/

View File

@ -40,12 +40,12 @@
/**
* @brief Memory Protection unit presence.
*/
#define CORTEX_HAS_MPU TRUE
#define CORTEX_HAS_MPU 1
/**
* @brief Floating Point unit presence.
*/
#define CORTEX_HAS_FPU TRUE
#define CORTEX_HAS_FPU 1
/**
* @brief Number of bits in priority masks.