git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@4956 35acf78f-673a-0410-8e92-d51de3d6d3f4
parent
64431d076b
commit
5089bc85d6
|
@ -208,14 +208,19 @@ void stm32_clock_init(void) {
|
||||||
RCC->CFGR |= STM32_MCO2PRE | STM32_MCO2SEL | STM32_MCO1PRE | STM32_MCO1SEL |
|
RCC->CFGR |= STM32_MCO2PRE | STM32_MCO2SEL | STM32_MCO1PRE | STM32_MCO1SEL |
|
||||||
STM32_RTCPRE | STM32_PPRE2 | STM32_PPRE1 | STM32_HPRE;
|
STM32_RTCPRE | STM32_PPRE2 | STM32_PPRE1 | STM32_HPRE;
|
||||||
|
|
||||||
/* Flash setup.
|
/* Flash setup.*/
|
||||||
Some old revisions of F4x MCUs randomly crashes with compiler
|
#if defined(STM32_USE_REVISION_A_FIX)
|
||||||
|
/* Some old revisions of F4x MCUs randomly crashes with compiler
|
||||||
optimizations enabled AND flash caches enabled. */
|
optimizations enabled AND flash caches enabled. */
|
||||||
if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
|
if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
|
||||||
FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
|
FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
|
||||||
else
|
else
|
||||||
FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
|
FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
|
||||||
FLASH_ACR_DCEN | STM32_FLASHBITS;
|
FLASH_ACR_DCEN | STM32_FLASHBITS;
|
||||||
|
#else
|
||||||
|
FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
|
||||||
|
FLASH_ACR_DCEN | STM32_FLASHBITS;
|
||||||
|
#endif
|
||||||
|
|
||||||
/* Switching to the configured clock source if it is different from MSI.*/
|
/* Switching to the configured clock source if it is different from MSI.*/
|
||||||
#if (STM32_SW != STM32_SW_HSI)
|
#if (STM32_SW != STM32_SW_HSI)
|
||||||
|
|
Loading…
Reference in New Issue