454 lines
13 KiB
C
454 lines
13 KiB
C
|
/*
|
||
|
ChibiOS/RT - Copyright (C) 2006-2013 Giovanni Di Sirio
|
||
|
|
||
|
Licensed under the Apache License, Version 2.0 (the "License");
|
||
|
you may not use this file except in compliance with the License.
|
||
|
You may obtain a copy of the License at
|
||
|
|
||
|
http://www.apache.org/licenses/LICENSE-2.0
|
||
|
|
||
|
Unless required by applicable law or agreed to in writing, software
|
||
|
distributed under the License is distributed on an "AS IS" BASIS,
|
||
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||
|
See the License for the specific language governing permissions and
|
||
|
limitations under the License.
|
||
|
*/
|
||
|
|
||
|
/**
|
||
|
* @file STM32/GPIOv2/pal_lld.h
|
||
|
* @brief STM32L1xx/STM32F2xx/STM32F4xx GPIO low level driver header.
|
||
|
*
|
||
|
* @addtogroup PAL
|
||
|
* @{
|
||
|
*/
|
||
|
|
||
|
#ifndef _PAL_LLD_H_
|
||
|
#define _PAL_LLD_H_
|
||
|
|
||
|
#if HAL_USE_PAL || defined(__DOXYGEN__)
|
||
|
|
||
|
/*===========================================================================*/
|
||
|
/* Unsupported modes and specific modes */
|
||
|
/*===========================================================================*/
|
||
|
|
||
|
#undef PAL_MODE_RESET
|
||
|
#undef PAL_MODE_UNCONNECTED
|
||
|
#undef PAL_MODE_INPUT
|
||
|
#undef PAL_MODE_INPUT_PULLUP
|
||
|
#undef PAL_MODE_INPUT_PULLDOWN
|
||
|
#undef PAL_MODE_INPUT_ANALOG
|
||
|
#undef PAL_MODE_OUTPUT_PUSHPULL
|
||
|
#undef PAL_MODE_OUTPUT_OPENDRAIN
|
||
|
|
||
|
/**
|
||
|
* @name STM32-specific I/O mode flags
|
||
|
* @{
|
||
|
*/
|
||
|
#define PAL_STM32_MODE_MASK (3 << 0)
|
||
|
#define PAL_STM32_MODE_INPUT (0 << 0)
|
||
|
#define PAL_STM32_MODE_OUTPUT (1 << 0)
|
||
|
#define PAL_STM32_MODE_ALTERNATE (2 << 0)
|
||
|
#define PAL_STM32_MODE_ANALOG (3 << 0)
|
||
|
|
||
|
#define PAL_STM32_OTYPE_MASK (1 << 2)
|
||
|
#define PAL_STM32_OTYPE_PUSHPULL (0 << 2)
|
||
|
#define PAL_STM32_OTYPE_OPENDRAIN (1 << 2)
|
||
|
|
||
|
#define PAL_STM32_OSPEED_MASK (3 << 3)
|
||
|
#define PAL_STM32_OSPEED_LOWEST (0 << 3)
|
||
|
#if defined(STM32F0XX) || defined(STM32F30X) || defined(STM32F37X)
|
||
|
#define PAL_STM32_OSPEED_MID (1 << 3)
|
||
|
#else
|
||
|
#define PAL_STM32_OSPEED_MID1 (1 << 3)
|
||
|
#define PAL_STM32_OSPEED_MID2 (2 << 3)
|
||
|
#endif
|
||
|
#define PAL_STM32_OSPEED_HIGHEST (3 << 3)
|
||
|
|
||
|
#define PAL_STM32_PUDR_MASK (3 << 5)
|
||
|
#define PAL_STM32_PUDR_FLOATING (0 << 5)
|
||
|
#define PAL_STM32_PUDR_PULLUP (1 << 5)
|
||
|
#define PAL_STM32_PUDR_PULLDOWN (2 << 5)
|
||
|
|
||
|
#define PAL_STM32_ALTERNATE_MASK (15 << 7)
|
||
|
#define PAL_STM32_ALTERNATE(n) ((n) << 7)
|
||
|
|
||
|
/**
|
||
|
* @brief Alternate function.
|
||
|
*
|
||
|
* @param[in] n alternate function selector
|
||
|
*/
|
||
|
#define PAL_MODE_ALTERNATE(n) (PAL_STM32_MODE_ALTERNATE | \
|
||
|
PAL_STM32_ALTERNATE(n))
|
||
|
/** @} */
|
||
|
|
||
|
/**
|
||
|
* @name Standard I/O mode flags
|
||
|
* @{
|
||
|
*/
|
||
|
/**
|
||
|
* @brief This mode is implemented as input.
|
||
|
*/
|
||
|
#define PAL_MODE_RESET PAL_STM32_MODE_INPUT
|
||
|
|
||
|
/**
|
||
|
* @brief This mode is implemented as input with pull-up.
|
||
|
*/
|
||
|
#define PAL_MODE_UNCONNECTED PAL_MODE_INPUT_PULLUP
|
||
|
|
||
|
/**
|
||
|
* @brief Regular input high-Z pad.
|
||
|
*/
|
||
|
#define PAL_MODE_INPUT PAL_STM32_MODE_INPUT
|
||
|
|
||
|
/**
|
||
|
* @brief Input pad with weak pull up resistor.
|
||
|
*/
|
||
|
#define PAL_MODE_INPUT_PULLUP (PAL_STM32_MODE_INPUT | \
|
||
|
PAL_STM32_PUDR_PULLUP)
|
||
|
|
||
|
/**
|
||
|
* @brief Input pad with weak pull down resistor.
|
||
|
*/
|
||
|
#define PAL_MODE_INPUT_PULLDOWN (PAL_STM32_MODE_INPUT | \
|
||
|
PAL_STM32_PUDR_PULLDOWN)
|
||
|
|
||
|
/**
|
||
|
* @brief Analog input mode.
|
||
|
*/
|
||
|
#define PAL_MODE_INPUT_ANALOG PAL_STM32_MODE_ANALOG
|
||
|
|
||
|
/**
|
||
|
* @brief Push-pull output pad.
|
||
|
*/
|
||
|
#define PAL_MODE_OUTPUT_PUSHPULL (PAL_STM32_MODE_OUTPUT | \
|
||
|
PAL_STM32_OTYPE_PUSHPULL)
|
||
|
|
||
|
/**
|
||
|
* @brief Open-drain output pad.
|
||
|
*/
|
||
|
#define PAL_MODE_OUTPUT_OPENDRAIN (PAL_STM32_MODE_OUTPUT | \
|
||
|
PAL_STM32_OTYPE_OPENDRAIN)
|
||
|
/** @} */
|
||
|
|
||
|
/*===========================================================================*/
|
||
|
/* I/O Ports Types and constants. */
|
||
|
/*===========================================================================*/
|
||
|
|
||
|
/**
|
||
|
* @brief STM32 GPIO registers block.
|
||
|
*/
|
||
|
typedef struct {
|
||
|
|
||
|
volatile uint32_t MODER;
|
||
|
volatile uint32_t OTYPER;
|
||
|
volatile uint32_t OSPEEDR;
|
||
|
volatile uint32_t PUPDR;
|
||
|
volatile uint32_t IDR;
|
||
|
volatile uint32_t ODR;
|
||
|
volatile union {
|
||
|
uint32_t W;
|
||
|
struct {
|
||
|
uint16_t set;
|
||
|
uint16_t clear;
|
||
|
} H;
|
||
|
} BSRR;
|
||
|
volatile uint32_t LCKR;
|
||
|
volatile uint32_t AFRL;
|
||
|
volatile uint32_t AFRH;
|
||
|
} GPIO_TypeDef;
|
||
|
|
||
|
/**
|
||
|
* @brief GPIO port setup info.
|
||
|
*/
|
||
|
typedef struct {
|
||
|
/** Initial value for MODER register.*/
|
||
|
uint32_t moder;
|
||
|
/** Initial value for OTYPER register.*/
|
||
|
uint32_t otyper;
|
||
|
/** Initial value for OSPEEDR register.*/
|
||
|
uint32_t ospeedr;
|
||
|
/** Initial value for PUPDR register.*/
|
||
|
uint32_t pupdr;
|
||
|
/** Initial value for ODR register.*/
|
||
|
uint32_t odr;
|
||
|
/** Initial value for AFRL register.*/
|
||
|
uint32_t afrl;
|
||
|
/** Initial value for AFRH register.*/
|
||
|
uint32_t afrh;
|
||
|
} stm32_gpio_setup_t;
|
||
|
|
||
|
/**
|
||
|
* @brief STM32 GPIO static initializer.
|
||
|
* @details An instance of this structure must be passed to @p palInit() at
|
||
|
* system startup time in order to initialize the digital I/O
|
||
|
* subsystem. This represents only the initial setup, specific pads
|
||
|
* or whole ports can be reprogrammed at later time.
|
||
|
*/
|
||
|
typedef struct {
|
||
|
/** @brief Port A setup data.*/
|
||
|
stm32_gpio_setup_t PAData;
|
||
|
/** @brief Port B setup data.*/
|
||
|
stm32_gpio_setup_t PBData;
|
||
|
/** @brief Port C setup data.*/
|
||
|
stm32_gpio_setup_t PCData;
|
||
|
/** @brief Port D setup data.*/
|
||
|
stm32_gpio_setup_t PDData;
|
||
|
#if STM32_HAS_GPIOE
|
||
|
/** @brief Port E setup data.*/
|
||
|
stm32_gpio_setup_t PEData;
|
||
|
#endif
|
||
|
#if STM32_HAS_GPIOF
|
||
|
/** @brief Port F setup data.*/
|
||
|
stm32_gpio_setup_t PFData;
|
||
|
#endif
|
||
|
#if STM32_HAS_GPIOG
|
||
|
/** @brief Port G setup data.*/
|
||
|
stm32_gpio_setup_t PGData;
|
||
|
#endif
|
||
|
#if STM32_HAS_GPIOH
|
||
|
/** @brief Port H setup data.*/
|
||
|
stm32_gpio_setup_t PHData;
|
||
|
#endif
|
||
|
#if STM32_HAS_GPIOI
|
||
|
/** @brief Port I setup data.*/
|
||
|
stm32_gpio_setup_t PIData;
|
||
|
#endif
|
||
|
} PALConfig;
|
||
|
|
||
|
/**
|
||
|
* @brief Width, in bits, of an I/O port.
|
||
|
*/
|
||
|
#define PAL_IOPORTS_WIDTH 16
|
||
|
|
||
|
/**
|
||
|
* @brief Whole port mask.
|
||
|
* @details This macro specifies all the valid bits into a port.
|
||
|
*/
|
||
|
#define PAL_WHOLE_PORT ((ioportmask_t)0xFFFF)
|
||
|
|
||
|
/**
|
||
|
* @brief Digital I/O port sized unsigned type.
|
||
|
*/
|
||
|
typedef uint32_t ioportmask_t;
|
||
|
|
||
|
/**
|
||
|
* @brief Digital I/O modes.
|
||
|
*/
|
||
|
typedef uint32_t iomode_t;
|
||
|
|
||
|
/**
|
||
|
* @brief Port Identifier.
|
||
|
* @details This type can be a scalar or some kind of pointer, do not make
|
||
|
* any assumption about it, use the provided macros when populating
|
||
|
* variables of this type.
|
||
|
*/
|
||
|
typedef GPIO_TypeDef * ioportid_t;
|
||
|
|
||
|
/*===========================================================================*/
|
||
|
/* I/O Ports Identifiers. */
|
||
|
/* The low level driver wraps the definitions already present in the STM32 */
|
||
|
/* firmware library. */
|
||
|
/*===========================================================================*/
|
||
|
|
||
|
/**
|
||
|
* @brief GPIO port A identifier.
|
||
|
*/
|
||
|
#if STM32_HAS_GPIOA || defined(__DOXYGEN__)
|
||
|
#define IOPORT1 GPIOA
|
||
|
#endif
|
||
|
|
||
|
/**
|
||
|
* @brief GPIO port B identifier.
|
||
|
*/
|
||
|
#if STM32_HAS_GPIOB || defined(__DOXYGEN__)
|
||
|
#define IOPORT2 GPIOB
|
||
|
#endif
|
||
|
|
||
|
/**
|
||
|
* @brief GPIO port C identifier.
|
||
|
*/
|
||
|
#if STM32_HAS_GPIOC || defined(__DOXYGEN__)
|
||
|
#define IOPORT3 GPIOC
|
||
|
#endif
|
||
|
|
||
|
/**
|
||
|
* @brief GPIO port D identifier.
|
||
|
*/
|
||
|
#if STM32_HAS_GPIOD || defined(__DOXYGEN__)
|
||
|
#define IOPORT4 GPIOD
|
||
|
#endif
|
||
|
|
||
|
/**
|
||
|
* @brief GPIO port E identifier.
|
||
|
*/
|
||
|
#if STM32_HAS_GPIOE || defined(__DOXYGEN__)
|
||
|
#define IOPORT5 GPIOE
|
||
|
#endif
|
||
|
|
||
|
/**
|
||
|
* @brief GPIO port F identifier.
|
||
|
*/
|
||
|
#if STM32_HAS_GPIOF || defined(__DOXYGEN__)
|
||
|
#define IOPORT6 GPIOF
|
||
|
#endif
|
||
|
|
||
|
/**
|
||
|
* @brief GPIO port G identifier.
|
||
|
*/
|
||
|
#if STM32_HAS_GPIOG || defined(__DOXYGEN__)
|
||
|
#define IOPORT7 GPIOG
|
||
|
#endif
|
||
|
|
||
|
/**
|
||
|
* @brief GPIO port H identifier.
|
||
|
*/
|
||
|
#if STM32_HAS_GPIOH || defined(__DOXYGEN__)
|
||
|
#define IOPORT8 GPIOH
|
||
|
#endif
|
||
|
|
||
|
/**
|
||
|
* @brief GPIO port I identifier.
|
||
|
*/
|
||
|
#if STM32_HAS_GPIOI || defined(__DOXYGEN__)
|
||
|
#define IOPORT9 GPIOI
|
||
|
#endif
|
||
|
|
||
|
/*===========================================================================*/
|
||
|
/* Implementation, some of the following macros could be implemented as */
|
||
|
/* functions, if so please put them in pal_lld.c. */
|
||
|
/*===========================================================================*/
|
||
|
|
||
|
/**
|
||
|
* @brief GPIO ports subsystem initialization.
|
||
|
*
|
||
|
* @notapi
|
||
|
*/
|
||
|
#define pal_lld_init(config) _pal_lld_init(config)
|
||
|
|
||
|
/**
|
||
|
* @brief Reads an I/O port.
|
||
|
* @details This function is implemented by reading the GPIO IDR register, the
|
||
|
* implementation has no side effects.
|
||
|
* @note This function is not meant to be invoked directly by the application
|
||
|
* code.
|
||
|
*
|
||
|
* @param[in] port port identifier
|
||
|
* @return The port bits.
|
||
|
*
|
||
|
* @notapi
|
||
|
*/
|
||
|
#define pal_lld_readport(port) ((port)->IDR)
|
||
|
|
||
|
/**
|
||
|
* @brief Reads the output latch.
|
||
|
* @details This function is implemented by reading the GPIO ODR register, the
|
||
|
* implementation has no side effects.
|
||
|
* @note This function is not meant to be invoked directly by the application
|
||
|
* code.
|
||
|
*
|
||
|
* @param[in] port port identifier
|
||
|
* @return The latched logical states.
|
||
|
*
|
||
|
* @notapi
|
||
|
*/
|
||
|
#define pal_lld_readlatch(port) ((port)->ODR)
|
||
|
|
||
|
/**
|
||
|
* @brief Writes on a I/O port.
|
||
|
* @details This function is implemented by writing the GPIO ODR register, the
|
||
|
* implementation has no side effects.
|
||
|
*
|
||
|
* @param[in] port port identifier
|
||
|
* @param[in] bits bits to be written on the specified port
|
||
|
*
|
||
|
* @notapi
|
||
|
*/
|
||
|
#define pal_lld_writeport(port, bits) ((port)->ODR = (bits))
|
||
|
|
||
|
/**
|
||
|
* @brief Sets a bits mask on a I/O port.
|
||
|
* @details This function is implemented by writing the GPIO BSRR register, the
|
||
|
* implementation has no side effects.
|
||
|
*
|
||
|
* @param[in] port port identifier
|
||
|
* @param[in] bits bits to be ORed on the specified port
|
||
|
*
|
||
|
* @notapi
|
||
|
*/
|
||
|
#define pal_lld_setport(port, bits) ((port)->BSRR.H.set = (uint16_t)(bits))
|
||
|
|
||
|
/**
|
||
|
* @brief Clears a bits mask on a I/O port.
|
||
|
* @details This function is implemented by writing the GPIO BSRR register, the
|
||
|
* implementation has no side effects.
|
||
|
*
|
||
|
* @param[in] port port identifier
|
||
|
* @param[in] bits bits to be cleared on the specified port
|
||
|
*
|
||
|
* @notapi
|
||
|
*/
|
||
|
#define pal_lld_clearport(port, bits) ((port)->BSRR.H.clear = (uint16_t)(bits))
|
||
|
|
||
|
/**
|
||
|
* @brief Writes a group of bits.
|
||
|
* @details This function is implemented by writing the GPIO BSRR register, the
|
||
|
* implementation has no side effects.
|
||
|
*
|
||
|
* @param[in] port port identifier
|
||
|
* @param[in] mask group mask
|
||
|
* @param[in] offset the group bit offset within the port
|
||
|
* @param[in] bits bits to be written. Values exceeding the group
|
||
|
* width are masked.
|
||
|
*
|
||
|
* @notapi
|
||
|
*/
|
||
|
#define pal_lld_writegroup(port, mask, offset, bits) \
|
||
|
((port)->BSRR.W = ((~(bits) & (mask)) << (16 + (offset))) | \
|
||
|
(((bits) & (mask)) << (offset)))
|
||
|
|
||
|
/**
|
||
|
* @brief Pads group mode setup.
|
||
|
* @details This function programs a pads group belonging to the same port
|
||
|
* with the specified mode.
|
||
|
*
|
||
|
* @param[in] port port identifier
|
||
|
* @param[in] mask group mask
|
||
|
* @param[in] offset group bit offset within the port
|
||
|
* @param[in] mode group mode
|
||
|
*
|
||
|
* @notapi
|
||
|
*/
|
||
|
#define pal_lld_setgroupmode(port, mask, offset, mode) \
|
||
|
_pal_lld_setgroupmode(port, mask << offset, mode)
|
||
|
|
||
|
/**
|
||
|
* @brief Writes a logical state on an output pad.
|
||
|
*
|
||
|
* @param[in] port port identifier
|
||
|
* @param[in] pad pad number within the port
|
||
|
* @param[in] bit logical value, the value must be @p PAL_LOW or
|
||
|
* @p PAL_HIGH
|
||
|
*
|
||
|
* @notapi
|
||
|
*/
|
||
|
#define pal_lld_writepad(port, pad, bit) pal_lld_writegroup(port, 1, pad, bit)
|
||
|
|
||
|
extern const PALConfig pal_default_config;
|
||
|
|
||
|
#ifdef __cplusplus
|
||
|
extern "C" {
|
||
|
#endif
|
||
|
void _pal_lld_init(const PALConfig *config);
|
||
|
void _pal_lld_setgroupmode(ioportid_t port,
|
||
|
ioportmask_t mask,
|
||
|
iomode_t mode);
|
||
|
#ifdef __cplusplus
|
||
|
}
|
||
|
#endif
|
||
|
|
||
|
#endif /* HAL_USE_PAL */
|
||
|
|
||
|
#endif /* _PAL_LLD_H_ */
|
||
|
|
||
|
/** @} */
|