532 lines
13 KiB
C
532 lines
13 KiB
C
|
/*
|
||
|
|
ChibiOS/RT - Copyright (C) 2006-2013 Giovanni Di Sirio
|
||
|
|
|
||
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
||
|
|
you may not use this file except in compliance with the License.
|
||
|
|
You may obtain a copy of the License at
|
||
|
|
|
||
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
||
|
|
|
||
|
|
Unless required by applicable law or agreed to in writing, software
|
||
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
||
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||
|
|
See the License for the specific language governing permissions and
|
||
|
|
limitations under the License.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @file STM32/USARTv1/serial_lld.c
|
||
|
|
* @brief STM32 low level serial driver code.
|
||
|
|
*
|
||
|
|
* @addtogroup SERIAL
|
||
|
|
* @{
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "ch.h"
|
||
|
|
#include "hal.h"
|
||
|
|
|
||
|
|
#if HAL_USE_SERIAL || defined(__DOXYGEN__)
|
||
|
|
|
||
|
|
/*===========================================================================*/
|
||
|
|
/* Driver local definitions. */
|
||
|
|
/*===========================================================================*/
|
||
|
|
|
||
|
|
/*===========================================================================*/
|
||
|
|
/* Driver exported variables. */
|
||
|
|
/*===========================================================================*/
|
||
|
|
|
||
|
|
/** @brief USART1 serial driver identifier.*/
|
||
|
|
#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
|
||
|
|
SerialDriver SD1;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/** @brief USART2 serial driver identifier.*/
|
||
|
|
#if STM32_SERIAL_USE_USART2 || defined(__DOXYGEN__)
|
||
|
|
SerialDriver SD2;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/** @brief USART3 serial driver identifier.*/
|
||
|
|
#if STM32_SERIAL_USE_USART3 || defined(__DOXYGEN__)
|
||
|
|
SerialDriver SD3;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/** @brief UART4 serial driver identifier.*/
|
||
|
|
#if STM32_SERIAL_USE_UART4 || defined(__DOXYGEN__)
|
||
|
|
SerialDriver SD4;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/** @brief UART5 serial driver identifier.*/
|
||
|
|
#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
|
||
|
|
SerialDriver SD5;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/** @brief USART6 serial driver identifier.*/
|
||
|
|
#if STM32_SERIAL_USE_USART6 || defined(__DOXYGEN__)
|
||
|
|
SerialDriver SD6;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/*===========================================================================*/
|
||
|
|
/* Driver local variables and types. */
|
||
|
|
/*===========================================================================*/
|
||
|
|
|
||
|
|
/** @brief Driver default configuration.*/
|
||
|
|
static const SerialConfig default_config =
|
||
|
|
{
|
||
|
|
SERIAL_DEFAULT_BITRATE,
|
||
|
|
0,
|
||
|
|
USART_CR2_STOP1_BITS | USART_CR2_LINEN,
|
||
|
|
0
|
||
|
|
};
|
||
|
|
|
||
|
|
/*===========================================================================*/
|
||
|
|
/* Driver local functions. */
|
||
|
|
/*===========================================================================*/
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief USART initialization.
|
||
|
|
* @details This function must be invoked with interrupts disabled.
|
||
|
|
*
|
||
|
|
* @param[in] sdp pointer to a @p SerialDriver object
|
||
|
|
* @param[in] config the architecture-dependent serial driver configuration
|
||
|
|
*/
|
||
|
|
static void usart_init(SerialDriver *sdp, const SerialConfig *config) {
|
||
|
|
USART_TypeDef *u = sdp->usart;
|
||
|
|
|
||
|
|
/* Baud rate setting.*/
|
||
|
|
#if STM32_HAS_USART6
|
||
|
|
if ((sdp->usart == USART1) || (sdp->usart == USART6))
|
||
|
|
#else
|
||
|
|
if (sdp->usart == USART1)
|
||
|
|
#endif
|
||
|
|
u->BRR = STM32_PCLK2 / config->speed;
|
||
|
|
else
|
||
|
|
u->BRR = STM32_PCLK1 / config->speed;
|
||
|
|
|
||
|
|
/* Note that some bits are enforced.*/
|
||
|
|
u->CR2 = config->cr2 | USART_CR2_LBDIE;
|
||
|
|
u->CR3 = config->cr3 | USART_CR3_EIE;
|
||
|
|
u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
|
||
|
|
USART_CR1_RXNEIE | USART_CR1_TE |
|
||
|
|
USART_CR1_RE;
|
||
|
|
u->SR = 0;
|
||
|
|
(void)u->SR; /* SR reset step 1.*/
|
||
|
|
(void)u->DR; /* SR reset step 2.*/
|
||
|
|
}
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief USART de-initialization.
|
||
|
|
* @details This function must be invoked with interrupts disabled.
|
||
|
|
*
|
||
|
|
* @param[in] u pointer to an USART I/O block
|
||
|
|
*/
|
||
|
|
static void usart_deinit(USART_TypeDef *u) {
|
||
|
|
|
||
|
|
u->CR1 = 0;
|
||
|
|
u->CR2 = 0;
|
||
|
|
u->CR3 = 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Error handling routine.
|
||
|
|
*
|
||
|
|
* @param[in] sdp pointer to a @p SerialDriver object
|
||
|
|
* @param[in] sr USART SR register value
|
||
|
|
*/
|
||
|
|
static void set_error(SerialDriver *sdp, uint16_t sr) {
|
||
|
|
flagsmask_t sts = 0;
|
||
|
|
|
||
|
|
if (sr & USART_SR_ORE)
|
||
|
|
sts |= SD_OVERRUN_ERROR;
|
||
|
|
if (sr & USART_SR_PE)
|
||
|
|
sts |= SD_PARITY_ERROR;
|
||
|
|
if (sr & USART_SR_FE)
|
||
|
|
sts |= SD_FRAMING_ERROR;
|
||
|
|
if (sr & USART_SR_NE)
|
||
|
|
sts |= SD_NOISE_ERROR;
|
||
|
|
chSysLockFromIsr();
|
||
|
|
chnAddFlagsI(sdp, sts);
|
||
|
|
chSysUnlockFromIsr();
|
||
|
|
}
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Common IRQ handler.
|
||
|
|
*
|
||
|
|
* @param[in] sdp communication channel associated to the USART
|
||
|
|
*/
|
||
|
|
static void serve_interrupt(SerialDriver *sdp) {
|
||
|
|
USART_TypeDef *u = sdp->usart;
|
||
|
|
uint16_t cr1 = u->CR1;
|
||
|
|
uint16_t sr = u->SR; /* SR reset step 1.*/
|
||
|
|
uint16_t dr = u->DR; /* SR reset step 2.*/
|
||
|
|
|
||
|
|
/* Error condition detection.*/
|
||
|
|
if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE | USART_SR_PE))
|
||
|
|
set_error(sdp, sr);
|
||
|
|
/* Special case, LIN break detection.*/
|
||
|
|
if (sr & USART_SR_LBD) {
|
||
|
|
chSysLockFromIsr();
|
||
|
|
chnAddFlagsI(sdp, SD_BREAK_DETECTED);
|
||
|
|
chSysUnlockFromIsr();
|
||
|
|
u->SR &= ~USART_SR_LBD;
|
||
|
|
}
|
||
|
|
/* Data available.*/
|
||
|
|
if (sr & USART_SR_RXNE) {
|
||
|
|
chSysLockFromIsr();
|
||
|
|
sdIncomingDataI(sdp, (uint8_t)dr);
|
||
|
|
chSysUnlockFromIsr();
|
||
|
|
}
|
||
|
|
/* Transmission buffer empty.*/
|
||
|
|
if ((cr1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
|
||
|
|
msg_t b;
|
||
|
|
chSysLockFromIsr();
|
||
|
|
b = chOQGetI(&sdp->oqueue);
|
||
|
|
if (b < Q_OK) {
|
||
|
|
chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
|
||
|
|
u->CR1 = (cr1 & ~USART_CR1_TXEIE) | USART_CR1_TCIE;
|
||
|
|
}
|
||
|
|
else
|
||
|
|
u->DR = b;
|
||
|
|
chSysUnlockFromIsr();
|
||
|
|
}
|
||
|
|
/* Physical transmission end.*/
|
||
|
|
if (sr & USART_SR_TC) {
|
||
|
|
chSysLockFromIsr();
|
||
|
|
chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
|
||
|
|
chSysUnlockFromIsr();
|
||
|
|
u->CR1 = cr1 & ~USART_CR1_TCIE;
|
||
|
|
u->SR &= ~USART_SR_TC;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
|
||
|
|
static void notify1(GenericQueue *qp) {
|
||
|
|
|
||
|
|
(void)qp;
|
||
|
|
USART1->CR1 |= USART_CR1_TXEIE;
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_USART2 || defined(__DOXYGEN__)
|
||
|
|
static void notify2(GenericQueue *qp) {
|
||
|
|
|
||
|
|
(void)qp;
|
||
|
|
USART2->CR1 |= USART_CR1_TXEIE;
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_USART3 || defined(__DOXYGEN__)
|
||
|
|
static void notify3(GenericQueue *qp) {
|
||
|
|
|
||
|
|
(void)qp;
|
||
|
|
USART3->CR1 |= USART_CR1_TXEIE;
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_UART4 || defined(__DOXYGEN__)
|
||
|
|
static void notify4(GenericQueue *qp) {
|
||
|
|
|
||
|
|
(void)qp;
|
||
|
|
UART4->CR1 |= USART_CR1_TXEIE;
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
|
||
|
|
static void notify5(GenericQueue *qp) {
|
||
|
|
|
||
|
|
(void)qp;
|
||
|
|
UART5->CR1 |= USART_CR1_TXEIE;
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_USART6 || defined(__DOXYGEN__)
|
||
|
|
static void notify6(GenericQueue *qp) {
|
||
|
|
|
||
|
|
(void)qp;
|
||
|
|
USART6->CR1 |= USART_CR1_TXEIE;
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/*===========================================================================*/
|
||
|
|
/* Driver interrupt handlers. */
|
||
|
|
/*===========================================================================*/
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
|
||
|
|
#if !defined(STM32_USART1_HANDLER)
|
||
|
|
#error "STM32_USART1_HANDLER not defined"
|
||
|
|
#endif
|
||
|
|
/**
|
||
|
|
* @brief USART1 interrupt handler.
|
||
|
|
*
|
||
|
|
* @isr
|
||
|
|
*/
|
||
|
|
CH_IRQ_HANDLER(STM32_USART1_HANDLER) {
|
||
|
|
|
||
|
|
CH_IRQ_PROLOGUE();
|
||
|
|
|
||
|
|
serve_interrupt(&SD1);
|
||
|
|
|
||
|
|
CH_IRQ_EPILOGUE();
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_USART2 || defined(__DOXYGEN__)
|
||
|
|
#if !defined(STM32_USART2_HANDLER)
|
||
|
|
#error "STM32_USART2_HANDLER not defined"
|
||
|
|
#endif
|
||
|
|
/**
|
||
|
|
* @brief USART2 interrupt handler.
|
||
|
|
*
|
||
|
|
* @isr
|
||
|
|
*/
|
||
|
|
CH_IRQ_HANDLER(STM32_USART2_HANDLER) {
|
||
|
|
|
||
|
|
CH_IRQ_PROLOGUE();
|
||
|
|
|
||
|
|
serve_interrupt(&SD2);
|
||
|
|
|
||
|
|
CH_IRQ_EPILOGUE();
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_USART3 || defined(__DOXYGEN__)
|
||
|
|
#if !defined(STM32_USART3_HANDLER)
|
||
|
|
#error "STM32_USART3_HANDLER not defined"
|
||
|
|
#endif
|
||
|
|
/**
|
||
|
|
* @brief USART3 interrupt handler.
|
||
|
|
*
|
||
|
|
* @isr
|
||
|
|
*/
|
||
|
|
CH_IRQ_HANDLER(STM32_USART3_HANDLER) {
|
||
|
|
|
||
|
|
CH_IRQ_PROLOGUE();
|
||
|
|
|
||
|
|
serve_interrupt(&SD3);
|
||
|
|
|
||
|
|
CH_IRQ_EPILOGUE();
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_UART4 || defined(__DOXYGEN__)
|
||
|
|
#if !defined(STM32_UART4_HANDLER)
|
||
|
|
#error "STM32_UART4_HANDLER not defined"
|
||
|
|
#endif
|
||
|
|
/**
|
||
|
|
* @brief UART4 interrupt handler.
|
||
|
|
*
|
||
|
|
* @isr
|
||
|
|
*/
|
||
|
|
CH_IRQ_HANDLER(STM32_UART4_HANDLER) {
|
||
|
|
|
||
|
|
CH_IRQ_PROLOGUE();
|
||
|
|
|
||
|
|
serve_interrupt(&SD4);
|
||
|
|
|
||
|
|
CH_IRQ_EPILOGUE();
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
|
||
|
|
#if !defined(STM32_UART5_HANDLER)
|
||
|
|
#error "STM32_UART5_HANDLER not defined"
|
||
|
|
#endif
|
||
|
|
/**
|
||
|
|
* @brief UART5 interrupt handler.
|
||
|
|
*
|
||
|
|
* @isr
|
||
|
|
*/
|
||
|
|
CH_IRQ_HANDLER(STM32_UART5_HANDLER) {
|
||
|
|
|
||
|
|
CH_IRQ_PROLOGUE();
|
||
|
|
|
||
|
|
serve_interrupt(&SD5);
|
||
|
|
|
||
|
|
CH_IRQ_EPILOGUE();
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_USART6 || defined(__DOXYGEN__)
|
||
|
|
#if !defined(STM32_USART6_HANDLER)
|
||
|
|
#error "STM32_USART6_HANDLER not defined"
|
||
|
|
#endif
|
||
|
|
/**
|
||
|
|
* @brief USART1 interrupt handler.
|
||
|
|
*
|
||
|
|
* @isr
|
||
|
|
*/
|
||
|
|
CH_IRQ_HANDLER(STM32_USART6_HANDLER) {
|
||
|
|
|
||
|
|
CH_IRQ_PROLOGUE();
|
||
|
|
|
||
|
|
serve_interrupt(&SD6);
|
||
|
|
|
||
|
|
CH_IRQ_EPILOGUE();
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/*===========================================================================*/
|
||
|
|
/* Driver exported functions. */
|
||
|
|
/*===========================================================================*/
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Low level serial driver initialization.
|
||
|
|
*
|
||
|
|
* @notapi
|
||
|
|
*/
|
||
|
|
void sd_lld_init(void) {
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_USART1
|
||
|
|
sdObjectInit(&SD1, NULL, notify1);
|
||
|
|
SD1.usart = USART1;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_USART2
|
||
|
|
sdObjectInit(&SD2, NULL, notify2);
|
||
|
|
SD2.usart = USART2;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_USART3
|
||
|
|
sdObjectInit(&SD3, NULL, notify3);
|
||
|
|
SD3.usart = USART3;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_UART4
|
||
|
|
sdObjectInit(&SD4, NULL, notify4);
|
||
|
|
SD4.usart = UART4;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_UART5
|
||
|
|
sdObjectInit(&SD5, NULL, notify5);
|
||
|
|
SD5.usart = UART5;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if STM32_SERIAL_USE_USART6
|
||
|
|
sdObjectInit(&SD6, NULL, notify6);
|
||
|
|
SD6.usart = USART6;
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Low level serial driver configuration and (re)start.
|
||
|
|
*
|
||
|
|
* @param[in] sdp pointer to a @p SerialDriver object
|
||
|
|
* @param[in] config the architecture-dependent serial driver configuration.
|
||
|
|
* If this parameter is set to @p NULL then a default
|
||
|
|
* configuration is used.
|
||
|
|
*
|
||
|
|
* @notapi
|
||
|
|
*/
|
||
|
|
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {
|
||
|
|
|
||
|
|
if (config == NULL)
|
||
|
|
config = &default_config;
|
||
|
|
|
||
|
|
if (sdp->state == SD_STOP) {
|
||
|
|
#if STM32_SERIAL_USE_USART1
|
||
|
|
if (&SD1 == sdp) {
|
||
|
|
rccEnableUSART1(FALSE);
|
||
|
|
nvicEnableVector(STM32_USART1_NUMBER,
|
||
|
|
CORTEX_PRIORITY_MASK(STM32_SERIAL_USART1_PRIORITY));
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
#if STM32_SERIAL_USE_USART2
|
||
|
|
if (&SD2 == sdp) {
|
||
|
|
rccEnableUSART2(FALSE);
|
||
|
|
nvicEnableVector(STM32_USART2_NUMBER,
|
||
|
|
CORTEX_PRIORITY_MASK(STM32_SERIAL_USART2_PRIORITY));
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
#if STM32_SERIAL_USE_USART3
|
||
|
|
if (&SD3 == sdp) {
|
||
|
|
rccEnableUSART3(FALSE);
|
||
|
|
nvicEnableVector(STM32_USART3_NUMBER,
|
||
|
|
CORTEX_PRIORITY_MASK(STM32_SERIAL_USART3_PRIORITY));
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
#if STM32_SERIAL_USE_UART4
|
||
|
|
if (&SD4 == sdp) {
|
||
|
|
rccEnableUART4(FALSE);
|
||
|
|
nvicEnableVector(STM32_UART4_NUMBER,
|
||
|
|
CORTEX_PRIORITY_MASK(STM32_SERIAL_UART4_PRIORITY));
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
#if STM32_SERIAL_USE_UART5
|
||
|
|
if (&SD5 == sdp) {
|
||
|
|
rccEnableUART5(FALSE);
|
||
|
|
nvicEnableVector(STM32_UART5_NUMBER,
|
||
|
|
CORTEX_PRIORITY_MASK(STM32_SERIAL_UART5_PRIORITY));
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
#if STM32_SERIAL_USE_USART6
|
||
|
|
if (&SD6 == sdp) {
|
||
|
|
rccEnableUSART6(FALSE);
|
||
|
|
nvicEnableVector(STM32_USART6_NUMBER,
|
||
|
|
CORTEX_PRIORITY_MASK(STM32_SERIAL_USART6_PRIORITY));
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
usart_init(sdp, config);
|
||
|
|
}
|
||
|
|
|
||
|
|
/**
|
||
|
|
* @brief Low level serial driver stop.
|
||
|
|
* @details De-initializes the USART, stops the associated clock, resets the
|
||
|
|
* interrupt vector.
|
||
|
|
*
|
||
|
|
* @param[in] sdp pointer to a @p SerialDriver object
|
||
|
|
*
|
||
|
|
* @notapi
|
||
|
|
*/
|
||
|
|
void sd_lld_stop(SerialDriver *sdp) {
|
||
|
|
|
||
|
|
if (sdp->state == SD_READY) {
|
||
|
|
usart_deinit(sdp->usart);
|
||
|
|
#if STM32_SERIAL_USE_USART1
|
||
|
|
if (&SD1 == sdp) {
|
||
|
|
rccDisableUSART1(FALSE);
|
||
|
|
nvicDisableVector(STM32_USART1_NUMBER);
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
#if STM32_SERIAL_USE_USART2
|
||
|
|
if (&SD2 == sdp) {
|
||
|
|
rccDisableUSART2(FALSE);
|
||
|
|
nvicDisableVector(STM32_USART2_NUMBER);
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
#if STM32_SERIAL_USE_USART3
|
||
|
|
if (&SD3 == sdp) {
|
||
|
|
rccDisableUSART3(FALSE);
|
||
|
|
nvicDisableVector(STM32_USART3_NUMBER);
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
#if STM32_SERIAL_USE_UART4
|
||
|
|
if (&SD4 == sdp) {
|
||
|
|
rccDisableUART4(FALSE);
|
||
|
|
nvicDisableVector(STM32_UART4_NUMBER);
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
#if STM32_SERIAL_USE_UART5
|
||
|
|
if (&SD5 == sdp) {
|
||
|
|
rccDisableUART5(FALSE);
|
||
|
|
nvicDisableVector(STM32_UART5_NUMBER);
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
#if STM32_SERIAL_USE_USART6
|
||
|
|
if (&SD6 == sdp) {
|
||
|
|
rccDisableUSART6(FALSE);
|
||
|
|
nvicDisableVector(STM32_USART6_NUMBER);
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
#endif /* HAL_USE_SERIAL */
|
||
|
|
|
||
|
|
/** @} */
|