2013-09-08 08:28:27 +00:00
/**
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* @ file stm32f37x . h
* @ author MCD Application Team
* @ version V1 .0 .0
* @ date 20 - September - 2012
* @ brief CMSIS Cortex - M4 Device Peripheral Access Layer Header File .
* This file contains all the peripheral registers definitions , bits
* definitions and memory mapping for STM32F37x devices .
*
* The file is the unique include file that the application programmer
* is using in the C source code , usually in main . c . This file contains :
* - Configuration section that allows to select :
* - The device used in the target application
* - To use or not the peripheral <EFBFBD> s drivers in application code ( i . e .
* code will be based on direct access to peripheral <EFBFBD> s registers
* rather than drivers API ) , this option is controlled by
* " #define USE_STDPERIPH_DRIVER "
* - To change few application - specific parameters such as the HSE
* crystal frequency
* - Data structures and the address mapping for all peripherals
* - Peripheral registers declarations and bits definition
* - Macros to access peripheral registers hardware
*
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* @ attention
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME . AS A RESULT , STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT , INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND / OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS .
*
* FOR MORE INFORMATION PLEASE READ CAREFULLY THE LICENSE AGREEMENT FILE
* LOCATED IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE .
*
* < h2 > < center > & copy ; COPYRIGHT 2012 STMicroelectronics < / center > < / h2 >
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
*/
/** @addtogroup CMSIS
* @ {
*/
/** @addtogroup stm32f37x
* @ {
*/
# ifndef __STM32F37x_H
# define __STM32F37x_H
# ifdef __cplusplus
extern " C " {
# endif /* __cplusplus */
/** @addtogroup Library_configuration_section
* @ {
*/
/* Uncomment the line below according to the target STM32 device used in your
application
*/
# if !defined (STM32F37X)
2013-10-01 12:26:11 +00:00
/* #define STM32F37X */
2013-09-08 08:28:27 +00:00
# endif
/* Tip: To avoid modifying this file each time you need to switch between these
devices , you can define the device in your toolchain compiler preprocessor .
*/
# if !defined (STM32F37X)
2013-10-01 12:47:08 +00:00
# error "Please select first the target STM32F37X device used in your application (in stm32f37x.h file)"
2013-09-08 08:28:27 +00:00
# endif
# if !defined (USE_STDPERIPH_DRIVER)
/**
* @ brief Comment the line below if you will not use the peripherals drivers .
In this case , these drivers will not be included and the application code will
be based on direct access to peripherals registers
*/
/*#define USE_STDPERIPH_DRIVER*/
# endif /* USE_STDPERIPH_DRIVER */
/**
* @ brief In the following line adjust the value of External High Speed oscillator ( HSE )
used in your application
Tip : To avoid modifying this file each time you need to use different HSE , you
can define the HSE value in your toolchain compiler preprocessor .
*/
# if !defined (HSE_VALUE)
# define HSE_VALUE ((uint32_t)8000000) /*!< Value of the External oscillator in Hz */
# endif /* HSE_VALUE */
/**
* @ brief In the following line adjust the External High Speed oscillator ( HSE ) Startup
Timeout value
*/
# if !defined (HSE_STARTUP_TIMEOUT)
# define HSE_STARTUP_TIMEOUT ((uint16_t)0x0500) /*!< Time out for HSE start up */
# endif /* HSE_STARTUP_TIMEOUT */
/**
* @ brief In the following line adjust the Internal High Speed oscillator ( HSI ) Startup
Timeout value
*/
# define HSI_STARTUP_TIMEOUT ((uint16_t)0x0500) /*!< Time out for HSI start up */
# if !defined (HSI_VALUE)
# define HSI_VALUE ((uint32_t)8000000)
# endif /* HSI_VALUE */ / *!< Value of the Internal High Speed oscillator in Hz.
The real value may vary depending on the variations
in voltage and temperature . */
# if !defined (LSI_VALUE)
# define LSI_VALUE ((uint32_t)40000)
# endif /* LSI_VALUE */ / *!< Value of the Internal Low Speed oscillator in Hz
The real value may vary depending on the variations
in voltage and temperature . */
# if !defined (LSE_VALUE)
# define LSE_VALUE ((uint32_t)32768) /*!< Value of the External Low Speed oscillator in Hz */
# endif /* LSE_VALUE */
/**
* @ brief STM32F37x Standard Peripherals Library version number V1 .0 .0
*/
# define __STM32F37X_STDPERIPH_VERSION_MAIN (0x01) /*!< [31:24] main version */
# define __STM32F37X_STDPERIPH_VERSION_SUB1 (0x00) /*!< [23:16] sub1 version */
# define __STM32F37X_STDPERIPH_VERSION_SUB2 (0x00) /*!< [15:8] sub2 version */
# define __STM32F37X_STDPERIPH_VERSION_RC (0x00) /*!< [7:0] release candidate */
# define __STM32F37X_STDPERIPH_VERSION ( (__STM32F37X_STDPERIPH_VERSION_MAIN << 24)\
| ( __STM32F37X_STDPERIPH_VERSION_SUB1 < < 16 ) \
| ( __STM32F37X_STDPERIPH_VERSION_SUB2 < < 8 ) \
| ( __STM32F37X_STDPERIPH_VERSION_RC ) )
/**
* @ }
*/
/** @addtogroup Configuration_section_for_CMSIS
* @ {
*/
/**
* @ brief Configuration of the Cortex - M4 Processor and Core Peripherals
*/
# define __CM4_REV 0x0001 /*!< Core revision r0p1 */
# define __MPU_PRESENT 1 /*!< STM32F37X provide an MPU */
# define __NVIC_PRIO_BITS 4 /*!< STM32F37X uses 4 Bits for the Priority Levels */
# define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
# define __FPU_PRESENT 1 /*!< STM32F37X provide an FPU */
/**
* @ brief STM32F37X Interrupt Number Definition , according to the selected device
* in @ ref Library_configuration_section
*/
typedef enum IRQn
{
/****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/
NonMaskableInt_IRQn = - 14 , /*!< 2 Non Maskable Interrupt */
MemoryManagement_IRQn = - 12 , /*!< 4 Cortex-M4 Memory Management Interrupt */
BusFault_IRQn = - 11 , /*!< 5 Cortex-M4 Bus Fault Interrupt */
UsageFault_IRQn = - 10 , /*!< 6 Cortex-M4 Usage Fault Interrupt */
SVCall_IRQn = - 5 , /*!< 11 Cortex-M4 SV Call Interrupt */
DebugMonitor_IRQn = - 4 , /*!< 12 Cortex-M4 Debug Monitor Interrupt */
PendSV_IRQn = - 2 , /*!< 14 Cortex-M4 Pend SV Interrupt */
SysTick_IRQn = - 1 , /*!< 15 Cortex-M4 System Tick Interrupt */
/****** STM32 specific Interrupt Numbers **********************************************************************/
WWDG_IRQn = 0 , /*!< Window WatchDog Interrupt */
PVD_IRQn = 1 , /*!< PVD through EXTI Line detection Interrupt */
TAMPER_STAMP_IRQn = 2 , /*!< Tamper and TimeStamp interrupts through the EXTI line 19 */
RTC_WKUP_IRQn = 3 , /*!< RTC Wakeup interrupt through the EXTI line 20 */
FLASH_IRQn = 4 , /*!< FLASH global Interrupt */
RCC_IRQn = 5 , /*!< RCC global Interrupt */
EXTI0_IRQn = 6 , /*!< EXTI Line0 Interrupt */
EXTI1_IRQn = 7 , /*!< EXTI Line1 Interrupt */
EXTI2_TS_IRQn = 8 , /*!< EXTI Line2 Interrupt and Touch Sense Interrupt */
EXTI3_IRQn = 9 , /*!< EXTI Line3 Interrupt */
EXTI4_IRQn = 10 , /*!< EXTI Line4 Interrupt */
DMA1_Channel1_IRQn = 11 , /*!< DMA1 Channel 1 Interrupt */
DMA1_Channel2_IRQn = 12 , /*!< DMA1 Channel 2 Interrupt */
DMA1_Channel3_IRQn = 13 , /*!< DMA1 Channel 3 Interrupt */
DMA1_Channel4_IRQn = 14 , /*!< DMA1 Channel 4 Interrupt */
DMA1_Channel5_IRQn = 15 , /*!< DMA1 Channel 5 Interrupt */
DMA1_Channel6_IRQn = 16 , /*!< DMA1 Channel 6 Interrupt */
DMA1_Channel7_IRQn = 17 , /*!< DMA1 Channel 7 Interrupt */
ADC1_IRQn = 18 , /*!< ADC1 Interrupts */
CAN1_TX_IRQn = 19 , /*!< CAN1 TX Interrupt */
CAN1_RX0_IRQn = 20 , /*!< CAN1 RX0 Interrupt */
CAN1_RX1_IRQn = 21 , /*!< CAN1 RX1 Interrupt */
CAN1_SCE_IRQn = 22 , /*!< CAN1 SCE Interrupt */
EXTI9_5_IRQn = 23 , /*!< External Line[9:5] Interrupts */
TIM15_IRQn = 24 , /*!< TIM15 global Interrupt */
TIM16_IRQn = 25 , /*!< TIM16 global Interrupt */
TIM17_IRQn = 26 , /*!< TIM17 global Interrupt */
TIM18_DAC2_IRQn = 27 , /*!< TIM18 global Interrupt and DAC2 underrun Interrupt */
TIM2_IRQn = 28 , /*!< TIM2 global Interrupt */
TIM3_IRQn = 29 , /*!< TIM3 global Interrupt */
TIM4_IRQn = 30 , /*!< TIM4 global Interrupt */
I2C1_EV_IRQn = 31 , /*!< I2C1 Event Interrupt */
I2C1_ER_IRQn = 32 , /*!< I2C1 Error Interrupt */
I2C2_EV_IRQn = 33 , /*!< I2C2 Event Interrupt */
I2C2_ER_IRQn = 34 , /*!< I2C2 Error Interrupt */
SPI1_IRQn = 35 , /*!< SPI1 global Interrupt */
SPI2_IRQn = 36 , /*!< SPI2 global Interrupt */
USART1_IRQn = 37 , /*!< USART1 global Interrupt */
USART2_IRQn = 38 , /*!< USART2 global Interrupt */
USART3_IRQn = 39 , /*!< USART3 global Interrupt */
EXTI15_10_IRQn = 40 , /*!< External Line[15:10] Interrupts */
RTC_Alarm_IRQn = 41 , /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
CEC_IRQn = 42 , /*!< CEC Interrupt */
TIM12_IRQn = 43 , /*!< TIM12 global interrupt */
TIM13_IRQn = 44 , /*!< TIM13 global interrupt */
TIM14_IRQn = 45 , /*!< TIM14 global interrupt */
TIM5_IRQn = 50 , /*!< TIM5 global Interrupt */
SPI3_IRQn = 51 , /*!< SPI3 global Interrupt */
TIM6_DAC1_IRQn = 54 , /*!< TIM6 global and DAC1 Cahnnel1 & Cahnnel2 underrun error Interrupts*/
TIM7_IRQn = 55 , /*!< TIM7 global Interrupt */
DMA2_Channel1_IRQn = 56 , /*!< DMA2 Channel 1 global Interrupt */
DMA2_Channel2_IRQn = 57 , /*!< DMA2 Channel 2 global Interrupt */
DMA2_Channel3_IRQn = 58 , /*!< DMA2 Channel 3 global Interrupt */
DMA2_Channel4_IRQn = 59 , /*!< DMA2 Channel 4 global Interrupt */
DMA2_Channel5_IRQn = 60 , /*!< DMA2 Channel 5 global Interrupt */
SDADC1_IRQn = 61 , /*!< ADC Sigma Delta 1 global Interrupt */
SDADC2_IRQn = 62 , /*!< ADC Sigma Delta 2 global Interrupt */
SDADC3_IRQn = 63 , /*!< ADC Sigma Delta 1 global Interrupt */
COMP_IRQn = 64 , /*!< COMP1 and COMP2 global Interrupt */
USB_HP_IRQn = 74 , /*!< USB High Priority global Interrupt */
USB_LP_IRQn = 75 , /*!< USB Low Priority global Interrupt */
USBWakeUp_IRQn = 76 , /*!< USB Wakeup Interrupt */
TIM19_IRQn = 78 , /*!< TIM19 global Interrupt */
FPU_IRQn = 81 /*!< Floating point Interrupt */
} IRQn_Type ;
/**
* @ }
*/
# include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
# include "system_stm32f37x.h" /* STM32F37x System Header */
# include <stdint.h>
/** @addtogroup Exported_types
* @ {
*/
/*!< STM32F10x Standard Peripheral Library old types (maintained for legacy purpose) */
typedef int32_t s32 ;
typedef int16_t s16 ;
typedef int8_t s8 ;
typedef const int32_t sc32 ; /*!< Read Only */
typedef const int16_t sc16 ; /*!< Read Only */
typedef const int8_t sc8 ; /*!< Read Only */
typedef __IO int32_t vs32 ;
typedef __IO int16_t vs16 ;
typedef __IO int8_t vs8 ;
typedef __I int32_t vsc32 ; /*!< Read Only */
typedef __I int16_t vsc16 ; /*!< Read Only */
typedef __I int8_t vsc8 ; /*!< Read Only */
typedef uint32_t u32 ;
typedef uint16_t u16 ;
typedef uint8_t u8 ;
typedef const uint32_t uc32 ; /*!< Read Only */
typedef const uint16_t uc16 ; /*!< Read Only */
typedef const uint8_t uc8 ; /*!< Read Only */
typedef __IO uint32_t vu32 ;
typedef __IO uint16_t vu16 ;
typedef __IO uint8_t vu8 ;
typedef __I uint32_t vuc32 ; /*!< Read Only */
typedef __I uint16_t vuc16 ; /*!< Read Only */
typedef __I uint8_t vuc8 ; /*!< Read Only */
typedef enum { RESET = 0 , SET = ! RESET } FlagStatus , ITStatus ;
typedef enum { DISABLE = 0 , ENABLE = ! DISABLE } FunctionalState ;
# define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
typedef enum { ERROR = 0 , SUCCESS = ! ERROR } ErrorStatus ;
/**
* @ }
*/
/** @addtogroup Peripheral_registers_structures
* @ {
*/
/**
* @ brief Analog to Digital Converter
*/
typedef struct
{
__IO uint32_t SR ; /*!< ADC status register, Address offset: 0x00 */
__IO uint32_t CR1 ; /*!< ADC control register 1, Address offset: 0x04 */
__IO uint32_t CR2 ; /*!< ADC control register 2, Address offset: 0x08 */
__IO uint32_t SMPR1 ; /*!< ADC sample time register 1, Address offset: 0x0C */
__IO uint32_t SMPR2 ; /*!< ADC sample time register 2, Address offset: 0x10 */
__IO uint32_t JOFR1 ; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
__IO uint32_t JOFR2 ; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
__IO uint32_t JOFR3 ; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
__IO uint32_t JOFR4 ; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
__IO uint32_t HTR ; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */
__IO uint32_t LTR ; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */
__IO uint32_t SQR1 ; /*!< ADC regular sequence register 1, Address offset: 0x2C */
__IO uint32_t SQR2 ; /*!< ADC regular sequence register 2, Address offset: 0x30 */
__IO uint32_t SQR3 ; /*!< ADC regular sequence register 3, Address offset: 0x34 */
__IO uint32_t JSQR ; /*!< ADC injected sequence register, Address offset: 0x38 */
__IO uint32_t JDR1 ; /*!< ADC injected data register 1, Address offset: 0x3C */
__IO uint32_t JDR2 ; /*!< ADC injected data register 2, Address offset: 0x40 */
__IO uint32_t JDR3 ; /*!< ADC injected data register 3, Address offset: 0x44 */
__IO uint32_t JDR4 ; /*!< ADC injected data register 4, Address offset: 0x48 */
__IO uint32_t DR ; /*!< ADC regular data register, Address offset: 0x4C */
} ADC_TypeDef ;
/**
* @ brief Controller Area Network TxMailBox
*/
typedef struct
{
__IO uint32_t TIR ; /*!< CAN TX mailbox identifier register */
__IO uint32_t TDTR ; /*!< CAN mailbox data length control and time stamp register */
__IO uint32_t TDLR ; /*!< CAN mailbox data low register */
__IO uint32_t TDHR ; /*!< CAN mailbox data high register */
} CAN_TxMailBox_TypeDef ;
/**
* @ brief Controller Area Network FIFOMailBox
*/
typedef struct
{
__IO uint32_t RIR ; /*!< CAN receive FIFO mailbox identifier register */
__IO uint32_t RDTR ; /*!< CAN receive FIFO mailbox data length control and time stamp register */
__IO uint32_t RDLR ; /*!< CAN receive FIFO mailbox data low register */
__IO uint32_t RDHR ; /*!< CAN receive FIFO mailbox data high register */
} CAN_FIFOMailBox_TypeDef ;
/**
* @ brief Controller Area Network FilterRegister
*/
typedef struct
{
__IO uint32_t FR1 ; /*!< CAN Filter bank register 1 */
__IO uint32_t FR2 ; /*!< CAN Filter bank register 1 */
} CAN_FilterRegister_TypeDef ;
/**
* @ brief Controller Area Network
*/
typedef struct
{
__IO uint32_t MCR ; /*!< CAN master control register, Address offset: 0x00 */
__IO uint32_t MSR ; /*!< CAN master status register, Address offset: 0x04 */
__IO uint32_t TSR ; /*!< CAN transmit status register, Address offset: 0x08 */
__IO uint32_t RF0R ; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
__IO uint32_t RF1R ; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
__IO uint32_t IER ; /*!< CAN interrupt enable register, Address offset: 0x14 */
__IO uint32_t ESR ; /*!< CAN error status register, Address offset: 0x18 */
__IO uint32_t BTR ; /*!< CAN bit timing register, Address offset: 0x1C */
uint32_t RESERVED0 [ 88 ] ; /*!< Reserved, 0x020 - 0x17F */
CAN_TxMailBox_TypeDef sTxMailBox [ 3 ] ; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
CAN_FIFOMailBox_TypeDef sFIFOMailBox [ 2 ] ; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
uint32_t RESERVED1 [ 12 ] ; /*!< Reserved, 0x1D0 - 0x1FF */
__IO uint32_t FMR ; /*!< CAN filter master register, Address offset: 0x200 */
__IO uint32_t FM1R ; /*!< CAN filter mode register, Address offset: 0x204 */
uint32_t RESERVED2 ; /*!< Reserved, 0x208 */
__IO uint32_t FS1R ; /*!< CAN filter scale register, Address offset: 0x20C */
uint32_t RESERVED3 ; /*!< Reserved, 0x210 */
__IO uint32_t FFA1R ; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
uint32_t RESERVED4 ; /*!< Reserved, 0x218 */
__IO uint32_t FA1R ; /*!< CAN filter activation register, Address offset: 0x21C */
uint32_t RESERVED5 [ 8 ] ; /*!< Reserved, 0x220-0x23F */
CAN_FilterRegister_TypeDef sFilterRegister [ 28 ] ; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
} CAN_TypeDef ;
/**
* @ brief Consumer Electronics Control
*/
typedef struct
{
__IO uint32_t CR ; /*!< CEC control register, Address offset:0x00 */
__IO uint32_t CFGR ; /*!< CEC configuration register, Address offset:0x04 */
__IO uint32_t TXDR ; /*!< CEC Tx data register , Address offset:0x08 */
__IO uint32_t RXDR ; /*!< CEC Rx Data Register, Address offset:0x0C */
__IO uint32_t ISR ; /*!< CEC Interrupt and Status Register, Address offset:0x10 */
__IO uint32_t IER ; /*!< CEC interrupt enable register, Address offset:0x14 */
} CEC_TypeDef ;
/**
* @ brief Analog Comparators
*/
typedef struct
{
__IO uint32_t CSR ; /*!< Comparator control Status register, Address offset: 0x00 */
} COMP_TypeDef ;
/**
* @ brief CRC calculation unit
*/
typedef struct
{
__IO uint32_t DR ; /*!< CRC Data register, Address offset: 0x00 */
__IO uint8_t IDR ; /*!< CRC Independent data register, Address offset: 0x04 */
uint8_t RESERVED0 ; /*!< Reserved, 0x05 */
uint16_t RESERVED1 ; /*!< Reserved, 0x06 */
__IO uint32_t CR ; /*!< CRC Control register, Address offset: 0x08 */
uint32_t RESERVED2 ; /*!< Reserved, 0x0C */
__IO uint32_t INIT ; /*!< Initial CRC value register, Address offset: 0x10 */
__IO uint32_t POL ; /*!< CRC polynomial register, Address offset: 0x14 */
} CRC_TypeDef ;
/**
* @ brief Digital to Analog Converter
*/
typedef struct
{
__IO uint32_t CR ; /*!< DAC control register, Address offset: 0x00 */
__IO uint32_t SWTRIGR ; /*!< DAC software trigger register, Address offset: 0x04 */
__IO uint32_t DHR12R1 ; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
__IO uint32_t DHR12L1 ; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
__IO uint32_t DHR8R1 ; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
__IO uint32_t DHR12R2 ; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
__IO uint32_t DHR12L2 ; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */
__IO uint32_t DHR8R2 ; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */
__IO uint32_t DHR12RD ; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */
__IO uint32_t DHR12LD ; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */
__IO uint32_t DHR8RD ; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */
__IO uint32_t DOR1 ; /*!< DAC channel1 data output register, Address offset: 0x2C */
__IO uint32_t DOR2 ; /*!< DAC channel2 data output register, Address offset: 0x30 */
__IO uint32_t SR ; /*!< DAC status register, Address offset: 0x34 */
} DAC_TypeDef ;
/**
* @ brief Debug MCU
*/
typedef struct
{
__IO uint32_t IDCODE ; /*!< MCU device ID code, Address offset: 0x00 */
__IO uint32_t CR ; /*!< Debug MCU configuration register, Address offset: 0x04 */
__IO uint32_t APB1FZ ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
__IO uint32_t APB2FZ ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
} DBGMCU_TypeDef ;
/**
* @ brief DMA Controller
*/
typedef struct
{
__IO uint32_t CCR ; /*!< DMA channel x configuration register */
__IO uint32_t CNDTR ; /*!< DMA channel x number of data register */
__IO uint32_t CPAR ; /*!< DMA channel x peripheral address register */
__IO uint32_t CMAR ; /*!< DMA channel x memory address register */
} DMA_Channel_TypeDef ;
typedef struct
{
__IO uint32_t ISR ; /*!< DMA interrupt status register, Address offset: 0x00 */
__IO uint32_t IFCR ; /*!< DMA interrupt flag clear register, Address offset: 0x04 */
} DMA_TypeDef ;
/**
* @ brief External Interrupt / Event Controller
*/
typedef struct
{
__IO uint32_t IMR ; /*!<EXTI Interrupt mask register, Address offset: 0x00 */
__IO uint32_t EMR ; /*!<EXTI Event mask register, Address offset: 0x04 */
__IO uint32_t RTSR ; /*!<EXTI Rising trigger selection register , Address offset: 0x08 */
__IO uint32_t FTSR ; /*!<EXTI Falling trigger selection register, Address offset: 0x0C */
__IO uint32_t SWIER ; /*!<EXTI Software interrupt event register, Address offset: 0x10 */
__IO uint32_t PR ; /*!<EXTI Pending register, Address offset: 0x14 */
} EXTI_TypeDef ;
/**
* @ brief FLASH Registers
*/
typedef struct
{
__IO uint32_t ACR ; /*!< FLASH access control register, Address offset: 0x00 */
__IO uint32_t KEYR ; /*!< FLASH key register, Address offset: 0x04 */
__IO uint32_t OPTKEYR ; /*!< FLASH option key register, Address offset: 0x08 */
__IO uint32_t SR ; /*!< FLASH status register, Address offset: 0x0C */
__IO uint32_t CR ; /*!< FLASH control register, Address offset: 0x10 */
__IO uint32_t AR ; /*!< FLASH address register, Address offset: 0x14 */
uint32_t RESERVED ; /*!< Reserved, 0x18 */
__IO uint32_t OBR ; /*!< FLASH Option byte register, Address offset: 0x1C */
__IO uint32_t WRPR ; /*!< FLASH Write register, Address offset: 0x20 */
} FLASH_TypeDef ;
/**
* @ brief Option Bytes Registers
*/
typedef struct
{
__IO uint16_t RDP ; /*!<FLASH option byte Read protection, Address offset: 0x00 */
__IO uint16_t USER ; /*!<FLASH option byte user options, Address offset: 0x02 */
uint16_t RESERVED0 ; /*!< Reserved, 0x04 */
uint16_t RESERVED1 ; /*!< Reserved, 0x06 */
__IO uint16_t WRP0 ; /*!<FLASH option byte write protection 0, Address offset: 0x08 */
__IO uint16_t WRP1 ; /*!<FLASH option byte write protection 1, Address offset: 0x0C */
__IO uint16_t WRP2 ; /*!<FLASH option byte write protection 2, Address offset: 0x10 */
__IO uint16_t WRP3 ; /*!<FLASH option byte write protection 3, Address offset: 0x12 */
} OB_TypeDef ;
/**
* @ brief General Purpose I / O
*/
typedef struct
{
__IO uint32_t MODER ; /*!< GPIO port mode register, Address offset: 0x00 */
__IO uint16_t OTYPER ; /*!< GPIO port output type register, Address offset: 0x04 */
uint16_t RESERVED0 ; /*!< Reserved, 0x06 */
__IO uint32_t OSPEEDR ; /*!< GPIO port output speed register, Address offset: 0x08 */
__IO uint32_t PUPDR ; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
__IO uint16_t IDR ; /*!< GPIO port input data register, Address offset: 0x10 */
uint16_t RESERVED1 ; /*!< Reserved, 0x12 */
__IO uint16_t ODR ; /*!< GPIO port output data register, Address offset: 0x14 */
uint16_t RESERVED2 ; /*!< Reserved, 0x16 */
__IO uint32_t BSRR ; /*!< GPIO port bit set/reset registerBSRR, Address offset: 0x18 */
__IO uint32_t LCKR ; /*!< GPIO port configuration lock register, Address offset: 0x1C */
__IO uint32_t AFR [ 2 ] ; /*!< GPIO alternate function low register, Address offset: 0x20-0x24 */
__IO uint16_t BRR ; /*!< GPIO bit reset register, Address offset: 0x28 */
uint16_t RESERVED3 ; /*!< Reserved, 0x2A */
} GPIO_TypeDef ;
/**
* @ brief System configuration controller
*/
typedef struct
{
__IO uint32_t CFGR1 ; /*!< SYSCFG configuration register 1, Address offset: 0x00 */
uint32_t RESERVED ; /*!< Reserved, 0x04 */
__IO uint32_t EXTICR [ 4 ] ; /*!< SYSCFG control register, Adress offset: 0x14-0x08 */
__IO uint32_t CFGR2 ; /*!< SYSCFG configuration register 2, Address offset: 0x18 */
} SYSCFG_TypeDef ;
/**
* @ brief Inter - integrated Circuit Interface
*/
typedef struct
{
__IO uint32_t CR1 ; /*!< I2C Control register 1, Address offset: 0x00 */
__IO uint32_t CR2 ; /*!< I2C Control register 2, Address offset: 0x04 */
__IO uint32_t OAR1 ; /*!< I2C Own address 1 register, Address offset: 0x08 */
__IO uint32_t OAR2 ; /*!< I2C Own address 2 register, Address offset: 0x0C */
__IO uint32_t TIMINGR ; /*!< I2C Timing register, Address offset: 0x10 */
__IO uint32_t TIMEOUTR ; /*!< I2C Timeout register, Address offset: 0x14 */
__IO uint32_t ISR ; /*!< I2C Interrupt and status register, Address offset: 0x18 */
__IO uint32_t ICR ; /*!< I2C Interrupt clear register, Address offset: 0x1C */
__IO uint32_t PECR ; /*!< I2C PEC register, Address offset: 0x20 */
__IO uint32_t RXDR ; /*!< I2C Receive data register, Address offset: 0x24 */
__IO uint32_t TXDR ; /*!< I2C Transmit data register, Address offset: 0x28 */
} I2C_TypeDef ;
/**
* @ brief Independent WATCHDOG
*/
typedef struct
{
__IO uint32_t KR ; /*!< IWDG Key register, Address offset: 0x00 */
__IO uint32_t PR ; /*!< IWDG Prescaler register, Address offset: 0x04 */
__IO uint32_t RLR ; /*!< IWDG Reload register, Address offset: 0x08 */
__IO uint32_t SR ; /*!< IWDG Status register, Address offset: 0x0C */
__IO uint32_t WINR ; /*!< IWDG Window register, Address offset: 0x10 */
} IWDG_TypeDef ;
/**
* @ brief Power Control
*/
typedef struct
{
__IO uint32_t CR ; /*!< PWR power control register, Address offset: 0x00 */
__IO uint32_t CSR ; /*!< PWR power control/status register, Address offset: 0x04 */
} PWR_TypeDef ;
/**
* @ brief Reset and Clock Control
*/
typedef struct
{
__IO uint32_t CR ; /*!< RCC clock control register, Address offset: 0x00 */
__IO uint32_t CFGR ; /*!< RCC clock configuration register, Address offset: 0x04 */
__IO uint32_t CIR ; /*!< RCC clock interrupt register, Address offset: 0x08 */
__IO uint32_t APB2RSTR ; /*!< RCC APB2 peripheral reset register, Address offset: 0x0C */
__IO uint32_t APB1RSTR ; /*!< RCC APB1 peripheral reset register, Address offset: 0x10 */
__IO uint32_t AHBENR ; /*!< RCC AHB peripheral clock register, Address offset: 0x14 */
__IO uint32_t APB2ENR ; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x18 */
__IO uint32_t APB1ENR ; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x1C */
__IO uint32_t BDCR ; /*!< RCC Backup domain control register, Address offset: 0x20 */
__IO uint32_t CSR ; /*!< RCC clock control & status register, Address offset: 0x24 */
__IO uint32_t AHBRSTR ; /*!< RCC AHB peripheral reset register, Address offset: 0x28 */
__IO uint32_t CFGR2 ; /*!< RCC clock configuration register 2, Address offset: 0x2C */
__IO uint32_t CFGR3 ; /*!< RCC clock configuration register 3, Address offset: 0x30 */
} RCC_TypeDef ;
/**
* @ brief Real - Time Clock
*/
typedef struct
{
__IO uint32_t TR ; /*!< RTC time register, Address offset: 0x00 */
__IO uint32_t DR ; /*!< RTC date register, Address offset: 0x04 */
__IO uint32_t CR ; /*!< RTC control register, Address offset: 0x08 */
__IO uint32_t ISR ; /*!< RTC initialization and status register, Address offset: 0x0C */
__IO uint32_t PRER ; /*!< RTC prescaler register, Address offset: 0x10 */
__IO uint32_t WUTR ; /*!< RTC wakeup timer register, Address offset: 0x14 */
uint32_t RESERVED0 ; /*!< Reserved, 0x18 */
__IO uint32_t ALRMAR ; /*!< RTC alarm A register, Address offset: 0x1C */
__IO uint32_t ALRMBR ; /*!< RTC alarm B register, Address offset: 0x20 */
__IO uint32_t WPR ; /*!< RTC write protection register, Address offset: 0x24 */
__IO uint32_t SSR ; /*!< RTC sub second register, Address offset: 0x28 */
__IO uint32_t SHIFTR ; /*!< RTC shift control register, Address offset: 0x2C */
__IO uint32_t TSTR ; /*!< RTC time stamp time register, Address offset: 0x30 */
__IO uint32_t TSDR ; /*!< RTC time stamp date register, Address offset: 0x34 */
__IO uint32_t TSSSR ; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
__IO uint32_t CALR ; /*!< RTC calibration register, Address offset: 0x3C */
__IO uint32_t TAFCR ; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
__IO uint32_t ALRMASSR ; /*!< RTC alarm A sub second register, Address offset: 0x44 */
__IO uint32_t ALRMBSSR ; /*!< RTC alarm B sub second register, Address offset: 0x48 */
uint32_t RESERVED7 ; /*!< Reserved, 0x4C */
__IO uint32_t BKP0R ; /*!< RTC backup register 0, Address offset: 0x50 */
__IO uint32_t BKP1R ; /*!< RTC backup register 1, Address offset: 0x54 */
__IO uint32_t BKP2R ; /*!< RTC backup register 2, Address offset: 0x58 */
__IO uint32_t BKP3R ; /*!< RTC backup register 3, Address offset: 0x5C */
__IO uint32_t BKP4R ; /*!< RTC backup register 4, Address offset: 0x60 */
__IO uint32_t BKP5R ; /*!< RTC backup register 5, Address offset: 0x64 */
__IO uint32_t BKP6R ; /*!< RTC backup register 6, Address offset: 0x68 */
__IO uint32_t BKP7R ; /*!< RTC backup register 7, Address offset: 0x6C */
__IO uint32_t BKP8R ; /*!< RTC backup register 8, Address offset: 0x70 */
__IO uint32_t BKP9R ; /*!< RTC backup register 9, Address offset: 0x74 */
__IO uint32_t BKP10R ; /*!< RTC backup register 10, Address offset: 0x78 */
__IO uint32_t BKP11R ; /*!< RTC backup register 11, Address offset: 0x7C */
__IO uint32_t BKP12R ; /*!< RTC backup register 12, Address offset: 0x80 */
__IO uint32_t BKP13R ; /*!< RTC backup register 13, Address offset: 0x84 */
__IO uint32_t BKP14R ; /*!< RTC backup register 14, Address offset: 0x88 */
__IO uint32_t BKP15R ; /*!< RTC backup register 15, Address offset: 0x8C */
__IO uint32_t BKP16R ; /*!< RTC backup register 16, Address offset: 0x90 */
__IO uint32_t BKP17R ; /*!< RTC backup register 17, Address offset: 0x94 */
__IO uint32_t BKP18R ; /*!< RTC backup register 18, Address offset: 0x98 */
__IO uint32_t BKP19R ; /*!< RTC backup register 19, Address offset: 0x9C */
__IO uint32_t BKP20R ; /*!< RTC backup register 20, Address offset: 0xA0 */
__IO uint32_t BKP21R ; /*!< RTC backup register 21, Address offset: 0xA4 */
__IO uint32_t BKP22R ; /*!< RTC backup register 22, Address offset: 0xA8 */
__IO uint32_t BKP23R ; /*!< RTC backup register 23, Address offset: 0xAC */
__IO uint32_t BKP24R ; /*!< RTC backup register 24, Address offset: 0xB0 */
__IO uint32_t BKP25R ; /*!< RTC backup register 25, Address offset: 0xB4 */
__IO uint32_t BKP26R ; /*!< RTC backup register 26, Address offset: 0xB8 */
__IO uint32_t BKP27R ; /*!< RTC backup register 27, Address offset: 0xBC */
__IO uint32_t BKP28R ; /*!< RTC backup register 28, Address offset: 0xC0 */
__IO uint32_t BKP29R ; /*!< RTC backup register 29, Address offset: 0xC4 */
__IO uint32_t BKP30R ; /*!< RTC backup register 30, Address offset: 0xC8 */
__IO uint32_t BKP31R ; /*!< RTC backup register 31, Address offset: 0xCC */
} RTC_TypeDef ;
/**
* @ brief Sigma - Delta Analog to Digital Converter ( SDADC )
*/
typedef struct
{
__IO uint32_t CR1 ; /*!< SDADC control register 1, Address offset: 0x00 */
__IO uint32_t CR2 ; /*!< SDADC control register 2, Address offset: 0x04 */
__IO uint32_t ISR ; /*!< SDADC interrupt and status register, Address offset: 0x08 */
__IO uint32_t CLRISR ; /*!< SDADC clear interrupt and status register, Address offset: 0x0C */
__IO uint32_t RESERVED0 ; /*!< Reserved, 0x10 */
__IO uint32_t JCHGR ; /*!< SDADC injected channel group selection register, Address offset: 0x14 */
__IO uint32_t RESERVED1 ; /*!< Reserved, 0x18 */
__IO uint32_t RESERVED2 ; /*!< Reserved, 0x1C */
__IO uint32_t CONF0R ; /*!< SDADC configuration 0 register, Address offset: 0x20 */
__IO uint32_t CONF1R ; /*!< SDADC configuration 1 register, Address offset: 0x24 */
__IO uint32_t CONF2R ; /*!< SDADC configuration 2 register, Address offset: 0x28 */
__IO uint32_t RESERVED3 [ 5 ] ; /*!< Reserved, 0x2C - 0x3C */
__IO uint32_t CONFCHR1 ; /*!< SDADC channel configuration register 1, Address offset: 0x40 */
__IO uint32_t CONFCHR2 ; /*!< SDADC channel configuration register 2, Address offset: 0x44 */
__IO uint32_t RESERVED4 [ 6 ] ; /*!< Reserved, 0x48 - 0x5C */
__IO uint32_t JDATAR ; /*!< SDADC data register for injected group, Address offset: 0x60 */
__IO uint32_t RDATAR ; /*!< SDADC data register for the regular channel, Address offset: 0x64 */
__IO uint32_t RESERVED5 [ 2 ] ; /*!< Reserved, 0x68 - 0x6C */
__IO uint32_t JDATA12R ; /*!< SDADC1 and SDADC2 injected data register, Address offset: 0x70 */
__IO uint32_t RDATA12R ; /*!< SDADC1 and SDADC2 regular data register, Address offset: 0x74 */
__IO uint32_t JDATA13R ; /*!< SDADC1 and SDADC3 injected data register, Address offset: 0x78 */
__IO uint32_t RDATA13R ; /*!< SDADC1 and SDADC3 regular data register, Address offset: 0x7C */
} SDADC_TypeDef ;
/**
* @ brief Serial Peripheral Interface
*/
typedef struct
{
__IO uint16_t CR1 ; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */
uint16_t RESERVED0 ; /*!< Reserved, 0x02 */
__IO uint16_t CR2 ; /*!< SPI Control register 2, Address offset: 0x04 */
uint16_t RESERVED1 ; /*!< Reserved, 0x06 */
__IO uint16_t SR ; /*!< SPI Status register, Address offset: 0x08 */
uint16_t RESERVED2 ; /*!< Reserved, 0x0A */
__IO uint16_t DR ; /*!< SPI data register, Address offset: 0x0C */
uint16_t RESERVED3 ; /*!< Reserved, 0x0E */
__IO uint16_t CRCPR ; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
uint16_t RESERVED4 ; /*!< Reserved, 0x12 */
__IO uint16_t RXCRCR ; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */
uint16_t RESERVED5 ; /*!< Reserved, 0x16 */
__IO uint16_t TXCRCR ; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */
uint16_t RESERVED6 ; /*!< Reserved, 0x1A */
__IO uint16_t I2SCFGR ; /*!< SPI_I2S configuration register, Address offset: 0x1C */
uint16_t RESERVED7 ; /*!< Reserved, 0x1E */
__IO uint16_t I2SPR ; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
uint16_t RESERVED8 ; /*!< Reserved, 0x22 */
} SPI_TypeDef ;
/**
* @ brief TIM
*/
typedef struct
{
__IO uint16_t CR1 ; /*!< TIM control register 1, Address offset: 0x00 */
uint16_t RESERVED0 ; /*!< Reserved, 0x02 */
__IO uint16_t CR2 ; /*!< TIM control register 2, Address offset: 0x04 */
uint16_t RESERVED1 ; /*!< Reserved, 0x06 */
__IO uint16_t SMCR ; /*!< TIM slave mode control register, Address offset: 0x08 */
uint16_t RESERVED2 ; /*!< Reserved, 0x0A */
__IO uint16_t DIER ; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
uint16_t RESERVED3 ; /*!< Reserved, 0x0E */
__IO uint16_t SR ; /*!< TIM status register, Address offset: 0x10 */
uint16_t RESERVED4 ; /*!< Reserved, 0x12 */
__IO uint16_t EGR ; /*!< TIM event generation register, Address offset: 0x14 */
uint16_t RESERVED5 ; /*!< Reserved, 0x16 */
__IO uint16_t CCMR1 ; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
uint16_t RESERVED6 ; /*!< Reserved, 0x1A */
__IO uint16_t CCMR2 ; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
uint16_t RESERVED7 ; /*!< Reserved, 0x1E */
__IO uint16_t CCER ; /*!< TIM capture/compare enable register, Address offset: 0x20 */
uint16_t RESERVED8 ; /*!< Reserved, 0x22 */
__IO uint32_t CNT ; /*!< TIM counter register, Address offset: 0x24 */
__IO uint16_t PSC ; /*!< TIM prescaler, Address offset: 0x28 */
uint16_t RESERVED9 ; /*!< Reserved, 0x2A */
__IO uint32_t ARR ; /*!< TIM auto-reload register, Address offset: 0x2C */
__IO uint16_t RCR ; /*!< TIM repetition counter register, Address offset: 0x30 */
uint16_t RESERVED10 ; /*!< Reserved, 0x32 */
__IO uint32_t CCR1 ; /*!< TIM capture/compare register 1, Address offset: 0x34 */
__IO uint32_t CCR2 ; /*!< TIM capture/compare register 2, Address offset: 0x38 */
__IO uint32_t CCR3 ; /*!< TIM capture/compare register 3, Address offset: 0x3C */
__IO uint32_t CCR4 ; /*!< TIM capture/compare register 4, Address offset: 0x40 */
__IO uint16_t BDTR ; /*!< TIM break and dead-time register, Address offset: 0x44 */
uint16_t RESERVED11 ; /*!< Reserved, 0x46 */
__IO uint16_t DCR ; /*!< TIM DMA control register, Address offset: 0x48 */
uint16_t RESERVED12 ; /*!< Reserved, 0x4A */
__IO uint16_t DMAR ; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
uint16_t RESERVED13 ; /*!< Reserved, 0x4E */
__IO uint16_t OR ; /*!< TIM option register, Address offset: 0x50 */
uint16_t RESERVED14 ; /*!< Reserved, 0x52 */
} TIM_TypeDef ;
/**
* @ brief Touch Sensing Controller ( TSC )
*/
typedef struct
{
__IO uint32_t CR ; /*!< TSC control register, Address offset: 0x00 */
__IO uint32_t IER ; /*!< TSC interrupt enable register, Address offset: 0x04 */
__IO uint32_t ICR ; /*!< TSC interrupt clear register, Address offset: 0x08 */
__IO uint32_t ISR ; /*!< TSC interrupt status register, Address offset: 0x0C */
__IO uint32_t IOHCR ; /*!< TSC I/O hysteresis control register, Address offset: 0x10 */
uint32_t RESERVED1 ; /*!< Reserved, Address offset: 0x14 */
__IO uint32_t IOASCR ; /*!< TSC I/O analog switch control register, Address offset: 0x18 */
uint32_t RESERVED2 ; /*!< Reserved, Address offset: 0x1C */
__IO uint32_t IOSCR ; /*!< TSC I/O sampling control register, Address offset: 0x20 */
uint32_t RESERVED3 ; /*!< Reserved, Address offset: 0x24 */
__IO uint32_t IOCCR ; /*!< TSC I/O channel control register, Address offset: 0x28 */
uint32_t RESERVED4 ; /*!< Reserved, Address offset: 0x2C */
__IO uint32_t IOGCSR ; /*!< TSC I/O group control status register, Address offset: 0x30 */
__IO uint32_t IOGXCR [ 8 ] ; /*!< TSC I/O group x counter register, Address offset: 0x34-50 */
} TSC_TypeDef ;
/**
* @ brief Universal Synchronous Asynchronous Receiver Transmitter
*/
typedef struct
{
__IO uint32_t CR1 ; /*!< USART Control register 1, Address offset: 0x00 */
__IO uint32_t CR2 ; /*!< USART Control register 2, Address offset: 0x04 */
__IO uint32_t CR3 ; /*!< USART Control register 3, Address offset: 0x08 */
__IO uint16_t BRR ; /*!< USART Baud rate register, Address offset: 0x0C */
uint16_t RESERVED1 ; /*!< Reserved, 0x0E */
__IO uint16_t GTPR ; /*!< USART Guard time and prescaler register, Address offset: 0x10 */
uint16_t RESERVED2 ; /*!< Reserved, 0x12 */
__IO uint32_t RTOR ; /*!< USART Receiver Time Out register, Address offset: 0x14 */
__IO uint16_t RQR ; /*!< USART Request register, Address offset: 0x18 */
uint16_t RESERVED3 ; /*!< Reserved, 0x1A */
__IO uint32_t ISR ; /*!< USART Interrupt and status register, Address offset: 0x1C */
__IO uint32_t ICR ; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */
__IO uint16_t RDR ; /*!< USART Receive Data register, Address offset: 0x24 */
uint16_t RESERVED4 ; /*!< Reserved, 0x26 */
__IO uint16_t TDR ; /*!< USART Transmit Data register, Address offset: 0x28 */
uint16_t RESERVED5 ; /*!< Reserved, 0x2A */
} USART_TypeDef ;
/**
* @ brief Window WATCHDOG
*/
typedef struct
{
__IO uint32_t CR ; /*!< WWDG Control register, Address offset: 0x00 */
__IO uint32_t CFR ; /*!< WWDG Configuration register, Address offset: 0x04 */
__IO uint32_t SR ; /*!< WWDG Status register, Address offset: 0x08 */
} WWDG_TypeDef ;
/** @addtogroup Peripheral_memory_map
* @ {
*/
# define FLASH_BASE ((uint32_t)0x08000000) /*!< FLASH base address in the alias region */
# define SRAM_BASE ((uint32_t)0x20000000) /*!< SRAM base address in the alias region */
# define PERIPH_BASE ((uint32_t)0x40000000) /*!< Peripheral base address in the alias region */
# define SRAM_BB_BASE ((uint32_t)0x22000000) /*!< SRAM base address in the bit-band region */
# define PERIPH_BB_BASE ((uint32_t)0x42000000) /*!< Peripheral base address in the bit-band region */
/*!< Peripheral memory map */
# define APB1PERIPH_BASE PERIPH_BASE
# define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000)
# define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000)
# define AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000)
/*!< APB1 peripherals */
# define TIM2_BASE (APB1PERIPH_BASE + 0x0000)
# define TIM3_BASE (APB1PERIPH_BASE + 0x0400)
# define TIM4_BASE (APB1PERIPH_BASE + 0x0800)
# define TIM5_BASE (APB1PERIPH_BASE + 0x0C00)
# define TIM6_BASE (APB1PERIPH_BASE + 0x1000)
# define TIM7_BASE (APB1PERIPH_BASE + 0x1400)
# define TIM12_BASE (APB1PERIPH_BASE + 0x1800)
# define TIM13_BASE (APB1PERIPH_BASE + 0x1C00)
# define TIM14_BASE (APB1PERIPH_BASE + 0x2000)
# define RTC_BASE (APB1PERIPH_BASE + 0x2800)
# define WWDG_BASE (APB1PERIPH_BASE + 0x2C00)
# define IWDG_BASE (APB1PERIPH_BASE + 0x3000)
# define SPI2_BASE (APB1PERIPH_BASE + 0x3800)
# define SPI3_BASE (APB1PERIPH_BASE + 0x3C00)
# define USART2_BASE (APB1PERIPH_BASE + 0x4400)
# define USART3_BASE (APB1PERIPH_BASE + 0x4800)
# define I2C1_BASE (APB1PERIPH_BASE + 0x5400)
# define I2C2_BASE (APB1PERIPH_BASE + 0x5800)
# define CAN1_BASE (APB1PERIPH_BASE + 0x6400)
# define PWR_BASE (APB1PERIPH_BASE + 0x7000)
# define DAC1_BASE (APB1PERIPH_BASE + 0x7400)
# define CEC_BASE (APB1PERIPH_BASE + 0x7800)
# define DAC2_BASE (APB1PERIPH_BASE + 0x9800)
# define TIM18_BASE (APB1PERIPH_BASE + 0x9C00)
/*!< APB2 peripherals */
# define SYSCFG_BASE (APB2PERIPH_BASE + 0x0000)
# define COMP_BASE (APB2PERIPH_BASE + 0x001C)
# define EXTI_BASE (APB2PERIPH_BASE + 0x0400)
# define ADC1_BASE (APB2PERIPH_BASE + 0x2400)
# define SPI1_BASE (APB2PERIPH_BASE + 0x3000)
# define USART1_BASE (APB2PERIPH_BASE + 0x3800)
# define TIM15_BASE (APB2PERIPH_BASE + 0x4000)
# define TIM16_BASE (APB2PERIPH_BASE + 0x4400)
# define TIM17_BASE (APB2PERIPH_BASE + 0x4800)
# define TIM19_BASE (APB2PERIPH_BASE + 0x5C00)
# define SDADC1_BASE (APB2PERIPH_BASE + 0x6000)
# define SDADC2_BASE (APB2PERIPH_BASE + 0x6400)
# define SDADC3_BASE (APB2PERIPH_BASE + 0x6800)
/*!< AHB1 peripherals */
# define DMA1_BASE (AHB1PERIPH_BASE + 0x0000)
# define DMA1_Channel1_BASE (AHB1PERIPH_BASE + 0x0008)
# define DMA1_Channel2_BASE (AHB1PERIPH_BASE + 0x001C)
# define DMA1_Channel3_BASE (AHB1PERIPH_BASE + 0x0030)
# define DMA1_Channel4_BASE (AHB1PERIPH_BASE + 0x0044)
# define DMA1_Channel5_BASE (AHB1PERIPH_BASE + 0x0058)
# define DMA1_Channel6_BASE (AHB1PERIPH_BASE + 0x006C)
# define DMA1_Channel7_BASE (AHB1PERIPH_BASE + 0x0080)
# define DMA2_BASE (AHB1PERIPH_BASE + 0x0400)
# define DMA2_Channel1_BASE (AHB1PERIPH_BASE + 0x0408)
# define DMA2_Channel2_BASE (AHB1PERIPH_BASE + 0x041C)
# define DMA2_Channel3_BASE (AHB1PERIPH_BASE + 0x0430)
# define DMA2_Channel4_BASE (AHB1PERIPH_BASE + 0x0444)
# define DMA2_Channel5_BASE (AHB1PERIPH_BASE + 0x0458)
# define RCC_BASE (AHB1PERIPH_BASE + 0x1000)
# define FLASH_R_BASE (AHB1PERIPH_BASE + 0x2000) /*!< Flash registers base address */
# define OB_BASE ((uint32_t)0x1FFFF800) /*!< Flash Option Bytes base address */
# define CRC_BASE (AHB1PERIPH_BASE + 0x3000)
# define TSC_BASE (AHB1PERIPH_BASE + 0x00004000)
/*!< AHB2 peripherals */
# define GPIOA_BASE (AHB2PERIPH_BASE + 0x0000)
# define GPIOB_BASE (AHB2PERIPH_BASE + 0x0400)
# define GPIOC_BASE (AHB2PERIPH_BASE + 0x0800)
# define GPIOD_BASE (AHB2PERIPH_BASE + 0x0C00)
# define GPIOE_BASE (AHB2PERIPH_BASE + 0x1000)
# define GPIOF_BASE (AHB2PERIPH_BASE + 0x1400)
# define DBGMCU_BASE ((uint32_t)0xE0042000) /*!< Debug MCU registers base address */
/**
* @ }
*/
/** @addtogroup Peripheral_declaration
* @ {
*/
# define TIM2 ((TIM_TypeDef *) TIM2_BASE)
# define TIM3 ((TIM_TypeDef *) TIM3_BASE)
# define TIM4 ((TIM_TypeDef *) TIM4_BASE)
# define TIM5 ((TIM_TypeDef *) TIM5_BASE)
# define TIM6 ((TIM_TypeDef *) TIM6_BASE)
# define TIM7 ((TIM_TypeDef *) TIM7_BASE)
# define TIM12 ((TIM_TypeDef *) TIM12_BASE)
# define TIM13 ((TIM_TypeDef *) TIM13_BASE)
# define TIM14 ((TIM_TypeDef *) TIM14_BASE)
# define RTC ((RTC_TypeDef *) RTC_BASE)
# define WWDG ((WWDG_TypeDef *) WWDG_BASE)
# define IWDG ((IWDG_TypeDef *) IWDG_BASE)
# define SPI2 ((SPI_TypeDef *) SPI2_BASE)
# define SPI3 ((SPI_TypeDef *) SPI3_BASE)
# define USART2 ((USART_TypeDef *) USART2_BASE)
# define USART3 ((USART_TypeDef *) USART3_BASE)
# define I2C1 ((I2C_TypeDef *) I2C1_BASE)
# define I2C2 ((I2C_TypeDef *) I2C2_BASE)
# define CAN1 ((CAN_TypeDef *) CAN1_BASE)
# define PWR ((PWR_TypeDef *) PWR_BASE)
# define DAC1 ((DAC_TypeDef *) DAC1_BASE)
# define DAC2 ((DAC_TypeDef *) DAC2_BASE)
# define CEC ((CEC_TypeDef *) CEC_BASE)
# define COMP ((COMP_TypeDef *) COMP_BASE)
# define TIM18 ((TIM_TypeDef *) TIM18_BASE)
# define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
# define EXTI ((EXTI_TypeDef *) EXTI_BASE)
# define ADC1 ((ADC_TypeDef *) ADC1_BASE)
# define SPI1 ((SPI_TypeDef *) SPI1_BASE)
# define USART1 ((USART_TypeDef *) USART1_BASE)
# define TIM15 ((TIM_TypeDef *) TIM15_BASE)
# define TIM16 ((TIM_TypeDef *) TIM16_BASE)
# define TIM17 ((TIM_TypeDef *) TIM17_BASE)
# define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
# define TIM19 ((TIM_TypeDef *) TIM19_BASE)
# define SDADC1 ((SDADC_TypeDef *) SDADC1_BASE)
# define SDADC2 ((SDADC_TypeDef *) SDADC2_BASE)
# define SDADC3 ((SDADC_TypeDef *) SDADC3_BASE)
# define DMA1 ((DMA_TypeDef *) DMA1_BASE)
# define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
# define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
# define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
# define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
# define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
# define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
# define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
# define DMA2 ((DMA_TypeDef *) DMA2_BASE)
# define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
# define DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)
# define DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)
# define DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)
# define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
# define RCC ((RCC_TypeDef *) RCC_BASE)
# define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
# define OB ((OB_TypeDef *) OB_BASE)
# define CRC ((CRC_TypeDef *) CRC_BASE)
# define TSC ((TSC_TypeDef *) TSC_BASE)
# define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
# define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
# define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
# define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
# define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
# define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
/**
* @ }
*/
/** @addtogroup Exported_constants
* @ {
*/
/** @addtogroup Peripheral_Registers_Bits_Definition
* @ {
*/
/******************************************************************************/
/* Peripheral Registers_Bits_Definition */
/******************************************************************************/
/******************************************************************************/
/* */
/* Analog to Digital Converter SAR (ADC) */
/* */
/******************************************************************************/
/******************** Bit definition for ADC_SR register ********************/
# define ADC_SR_AWD ((uint32_t)0x00000001) /*!< Analog watchdog flag */
# define ADC_SR_EOC ((uint32_t)0x00000002) /*!< End of conversion */
# define ADC_SR_JEOC ((uint32_t)0x00000004) /*!< Injected channel end of conversion */
# define ADC_SR_JSTRT ((uint32_t)0x00000008) /*!< Injected channel Start flag */
# define ADC_SR_STRT ((uint32_t)0x00000010) /*!< Regular channel Start flag */
/******************* Bit definition for ADC_CR1 register ********************/
# define ADC_CR1_AWDCH ((uint32_t)0x0000001F) /*!< AWDCH[4:0] bits (Analog watchdog channel select bits) */
# define ADC_CR1_AWDCH_0 ((uint32_t)0x00000001) /*!< Bit 0 */
# define ADC_CR1_AWDCH_1 ((uint32_t)0x00000002) /*!< Bit 1 */
# define ADC_CR1_AWDCH_2 ((uint32_t)0x00000004) /*!< Bit 2 */
# define ADC_CR1_AWDCH_3 ((uint32_t)0x00000008) /*!< Bit 3 */
# define ADC_CR1_AWDCH_4 ((uint32_t)0x00000010) /*!< Bit 4 */
# define ADC_CR1_EOCIE ((uint32_t)0x00000020) /*!< Interrupt enable for EOC */
# define ADC_CR1_AWDIE ((uint32_t)0x00000040) /*!< Analog Watchdog interrupt enable */
# define ADC_CR1_JEOCIE ((uint32_t)0x00000080) /*!< Interrupt enable for injected channels */
# define ADC_CR1_SCAN ((uint32_t)0x00000100) /*!< Scan mode */
# define ADC_CR1_AWDSGL ((uint32_t)0x00000200) /*!< Enable the watchdog on a single channel in scan mode */
# define ADC_CR1_JAUTO ((uint32_t)0x00000400) /*!< Automatic injected group conversion */
# define ADC_CR1_DISCEN ((uint32_t)0x00000800) /*!< Discontinuous mode on regular channels */
# define ADC_CR1_JDISCEN ((uint32_t)0x00001000) /*!< Discontinuous mode on injected channels */
# define ADC_CR1_DISCNUM ((uint32_t)0x0000E000) /*!< DISCNUM[2:0] bits (Discontinuous mode channel count) */
# define ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000) /*!< Bit 0 */
# define ADC_CR1_DISCNUM_1 ((uint32_t)0x00004000) /*!< Bit 1 */
# define ADC_CR1_DISCNUM_2 ((uint32_t)0x00008000) /*!< Bit 2 */
# define ADC_CR1_JAWDEN ((uint32_t)0x00400000) /*!< Analog watchdog enable on injected channels */
# define ADC_CR1_AWDEN ((uint32_t)0x00800000) /*!< Analog watchdog enable on regular channels */
/******************* Bit definition for ADC_CR2 register ********************/
# define ADC_CR2_ADON ((uint32_t)0x00000001) /*!< A/D Converter ON / OFF */
# define ADC_CR2_CONT ((uint32_t)0x00000002) /*!< Continuous Conversion */
# define ADC_CR2_CAL ((uint32_t)0x00000004) /*!< A/D Calibration */
# define ADC_CR2_RSTCAL ((uint32_t)0x00000008) /*!< Reset Calibration */
# define ADC_CR2_DMA ((uint32_t)0x00000100) /*!< Direct Memory access mode */
# define ADC_CR2_ALIGN ((uint32_t)0x00000800) /*!< Data Alignment */
# define ADC_CR2_JEXTSEL ((uint32_t)0x00007000) /*!< JEXTSEL[2:0] bits (External event select for injected group) */
# define ADC_CR2_JEXTSEL_0 ((uint32_t)0x00001000) /*!< Bit 0 */
# define ADC_CR2_JEXTSEL_1 ((uint32_t)0x00002000) /*!< Bit 1 */
# define ADC_CR2_JEXTSEL_2 ((uint32_t)0x00004000) /*!< Bit 2 */
# define ADC_CR2_JEXTTRIG ((uint32_t)0x00008000) /*!< External Trigger Conversion mode for injected channels */
# define ADC_CR2_EXTSEL ((uint32_t)0x000E0000) /*!< EXTSEL[2:0] bits (External Event Select for regular group) */
# define ADC_CR2_EXTSEL_0 ((uint32_t)0x00020000) /*!< Bit 0 */
# define ADC_CR2_EXTSEL_1 ((uint32_t)0x00040000) /*!< Bit 1 */
# define ADC_CR2_EXTSEL_2 ((uint32_t)0x00080000) /*!< Bit 2 */
# define ADC_CR2_EXTTRIG ((uint32_t)0x00100000) /*!< External Trigger Conversion mode for regular channels */
# define ADC_CR2_JSWSTART ((uint32_t)0x00200000) /*!< Start Conversion of injected channels */
# define ADC_CR2_SWSTART ((uint32_t)0x00400000) /*!< Start Conversion of regular channels */
# define ADC_CR2_TSVREFE ((uint32_t)0x00800000) /*!< Temperature Sensor and VREFINT Enable */
/****************** Bit definition for ADC_SMPR1 register *******************/
# define ADC_SMPR1_SMP10 ((uint32_t)0x00000007) /*!< SMP10[2:0] bits (Channel 10 Sample time selection) */
# define ADC_SMPR1_SMP10_0 ((uint32_t)0x00000001) /*!< Bit 0 */
# define ADC_SMPR1_SMP10_1 ((uint32_t)0x00000002) /*!< Bit 1 */
# define ADC_SMPR1_SMP10_2 ((uint32_t)0x00000004) /*!< Bit 2 */
# define ADC_SMPR1_SMP11 ((uint32_t)0x00000038) /*!< SMP11[2:0] bits (Channel 11 Sample time selection) */
# define ADC_SMPR1_SMP11_0 ((uint32_t)0x00000008) /*!< Bit 0 */
# define ADC_SMPR1_SMP11_1 ((uint32_t)0x00000010) /*!< Bit 1 */
# define ADC_SMPR1_SMP11_2 ((uint32_t)0x00000020) /*!< Bit 2 */
# define ADC_SMPR1_SMP12 ((uint32_t)0x000001C0) /*!< SMP12[2:0] bits (Channel 12 Sample time selection) */
# define ADC_SMPR1_SMP12_0 ((uint32_t)0x00000040) /*!< Bit 0 */
# define ADC_SMPR1_SMP12_1 ((uint32_t)0x00000080) /*!< Bit 1 */
# define ADC_SMPR1_SMP12_2 ((uint32_t)0x00000100) /*!< Bit 2 */
# define ADC_SMPR1_SMP13 ((uint32_t)0x00000E00) /*!< SMP13[2:0] bits (Channel 13 Sample time selection) */
# define ADC_SMPR1_SMP13_0 ((uint32_t)0x00000200) /*!< Bit 0 */
# define ADC_SMPR1_SMP13_1 ((uint32_t)0x00000400) /*!< Bit 1 */
# define ADC_SMPR1_SMP13_2 ((uint32_t)0x00000800) /*!< Bit 2 */
# define ADC_SMPR1_SMP14 ((uint32_t)0x00007000) /*!< SMP14[2:0] bits (Channel 14 Sample time selection) */
# define ADC_SMPR1_SMP14_0 ((uint32_t)0x00001000) /*!< Bit 0 */
# define ADC_SMPR1_SMP14_1 ((uint32_t)0x00002000) /*!< Bit 1 */
# define ADC_SMPR1_SMP14_2 ((uint32_t)0x00004000) /*!< Bit 2 */
# define ADC_SMPR1_SMP15 ((uint32_t)0x00038000) /*!< SMP15[2:0] bits (Channel 15 Sample time selection) */
# define ADC_SMPR1_SMP15_0 ((uint32_t)0x00008000) /*!< Bit 0 */
# define ADC_SMPR1_SMP15_1 ((uint32_t)0x00010000) /*!< Bit 1 */
# define ADC_SMPR1_SMP15_2 ((uint32_t)0x00020000) /*!< Bit 2 */
# define ADC_SMPR1_SMP16 ((uint32_t)0x001C0000) /*!< SMP16[2:0] bits (Channel 16 Sample time selection) */
# define ADC_SMPR1_SMP16_0 ((uint32_t)0x00040000) /*!< Bit 0 */
# define ADC_SMPR1_SMP16_1 ((uint32_t)0x00080000) /*!< Bit 1 */
# define ADC_SMPR1_SMP16_2 ((uint32_t)0x00100000) /*!< Bit 2 */
# define ADC_SMPR1_SMP17 ((uint32_t)0x00E00000) /*!< SMP17[2:0] bits (Channel 17 Sample time selection) */
# define ADC_SMPR1_SMP17_0 ((uint32_t)0x00200000) /*!< Bit 0 */
# define ADC_SMPR1_SMP17_1 ((uint32_t)0x00400000) /*!< Bit 1 */
# define ADC_SMPR1_SMP17_2 ((uint32_t)0x00800000) /*!< Bit 2 */
/****************** Bit definition for ADC_SMPR2 register *******************/
# define ADC_SMPR2_SMP0 ((uint32_t)0x00000007) /*!< SMP0[2:0] bits (Channel 0 Sample time selection) */
# define ADC_SMPR2_SMP0_0 ((uint32_t)0x00000001) /*!< Bit 0 */
# define ADC_SMPR2_SMP0_1 ((uint32_t)0x00000002) /*!< Bit 1 */
# define ADC_SMPR2_SMP0_2 ((uint32_t)0x00000004) /*!< Bit 2 */
# define ADC_SMPR2_SMP1 ((uint32_t)0x00000038) /*!< SMP1[2:0] bits (Channel 1 Sample time selection) */
# define ADC_SMPR2_SMP1_0 ((uint32_t)0x00000008) /*!< Bit 0 */
# define ADC_SMPR2_SMP1_1 ((uint32_t)0x00000010) /*!< Bit 1 */
# define ADC_SMPR2_SMP1_2 ((uint32_t)0x00000020) /*!< Bit 2 */
# define ADC_SMPR2_SMP2 ((uint32_t)0x000001C0) /*!< SMP2[2:0] bits (Channel 2 Sample time selection) */
# define ADC_SMPR2_SMP2_0 ((uint32_t)0x00000040) /*!< Bit 0 */
# define ADC_SMPR2_SMP2_1 ((uint32_t)0x00000080) /*!< Bit 1 */
# define ADC_SMPR2_SMP2_2 ((uint32_t)0x00000100) /*!< Bit 2 */
# define ADC_SMPR2_SMP3 ((uint32_t)0x00000E00) /*!< SMP3[2:0] bits (Channel 3 Sample time selection) */
# define ADC_SMPR2_SMP3_0 ((uint32_t)0x00000200) /*!< Bit 0 */
# define ADC_SMPR2_SMP3_1 ((uint32_t)0x00000400) /*!< Bit 1 */
# define ADC_SMPR2_SMP3_2 ((uint32_t)0x00000800) /*!< Bit 2 */
# define ADC_SMPR2_SMP4 ((uint32_t)0x00007000) /*!< SMP4[2:0] bits (Channel 4 Sample time selection) */
# define ADC_SMPR2_SMP4_0 ((uint32_t)0x00001000) /*!< Bit 0 */
# define ADC_SMPR2_SMP4_1 ((uint32_t)0x00002000) /*!< Bit 1 */
# define ADC_SMPR2_SMP4_2 ((uint32_t)0x00004000) /*!< Bit 2 */
# define ADC_SMPR2_SMP5 ((uint32_t)0x00038000) /*!< SMP5[2:0] bits (Channel 5 Sample time selection) */
# define ADC_SMPR2_SMP5_0 ((uint32_t)0x00008000) /*!< Bit 0 */
# define ADC_SMPR2_SMP5_1 ((uint32_t)0x00010000) /*!< Bit 1 */
# define ADC_SMPR2_SMP5_2 ((uint32_t)0x00020000) /*!< Bit 2 */
# define ADC_SMPR2_SMP6 ((uint32_t)0x001C0000) /*!< SMP6[2:0] bits (Channel 6 Sample time selection) */
# define ADC_SMPR2_SMP6_0 ((uint32_t)0x00040000) /*!< Bit 0 */
# define ADC_SMPR2_SMP6_1 ((uint32_t)0x00080000) /*!< Bit 1 */
# define ADC_SMPR2_SMP6_2 ((uint32_t)0x00100000) /*!< Bit 2 */
# define ADC_SMPR2_SMP7 ((uint32_t)0x00E00000) /*!< SMP7[2:0] bits (Channel 7 Sample time selection) */
# define ADC_SMPR2_SMP7_0 ((uint32_t)0x00200000) /*!< Bit 0 */
# define ADC_SMPR2_SMP7_1 ((uint32_t)0x00400000) /*!< Bit 1 */
# define ADC_SMPR2_SMP7_2 ((uint32_t)0x00800000) /*!< Bit 2 */
# define ADC_SMPR2_SMP8 ((uint32_t)0x07000000) /*!< SMP8[2:0] bits (Channel 8 Sample time selection) */
# define ADC_SMPR2_SMP8_0 ((uint32_t)0x01000000) /*!< Bit 0 */
# define ADC_SMPR2_SMP8_1 ((uint32_t)0x02000000) /*!< Bit 1 */
# define ADC_SMPR2_SMP8_2 ((uint32_t)0x04000000) /*!< Bit 2 */
# define ADC_SMPR2_SMP9 ((uint32_t)0x38000000) /*!< SMP9[2:0] bits (Channel 9 Sample time selection) */
# define ADC_SMPR2_SMP9_0 ((uint32_t)0x08000000) /*!< Bit 0 */
# define ADC_SMPR2_SMP9_1 ((uint32_t)0x10000000) /*!< Bit 1 */
# define ADC_SMPR2_SMP9_2 ((uint32_t)0x20000000) /*!< Bit 2 */
/****************** Bit definition for ADC_JOFR1 register *******************/
# define ADC_JOFR1_JOFFSET1 ((uint16_t)0x0FFF) /*!< Data offset for injected channel 1 */
/****************** Bit definition for ADC_JOFR2 register *******************/
# define ADC_JOFR2_JOFFSET2 ((uint16_t)0x0FFF) /*!< Data offset for injected channel 2 */
/****************** Bit definition for ADC_JOFR3 register *******************/
# define ADC_JOFR3_JOFFSET3 ((uint16_t)0x0FFF) /*!< Data offset for injected channel 3 */
/****************** Bit definition for ADC_JOFR4 register *******************/
# define ADC_JOFR4_JOFFSET4 ((uint16_t)0x0FFF) /*!< Data offset for injected channel 4 */
/******************* Bit definition for ADC_HTR register ********************/
# define ADC_HTR_HT ((uint16_t)0x0FFF) /*!< Analog watchdog high threshold */
/******************* Bit definition for ADC_LTR register ********************/
# define ADC_LTR_LT ((uint16_t)0x0FFF) /*!< Analog watchdog low threshold */
/******************* Bit definition for ADC_SQR1 register *******************/
# define ADC_SQR1_SQ13 ((uint32_t)0x0000001F) /*!< SQ13[4:0] bits (13th conversion in regular sequence) */
# define ADC_SQR1_SQ13_0 ((uint32_t)0x00000001) /*!< Bit 0 */
# define ADC_SQR1_SQ13_1 ((uint32_t)0x00000002) /*!< Bit 1 */
# define ADC_SQR1_SQ13_2 ((uint32_t)0x00000004) /*!< Bit 2 */
# define ADC_SQR1_SQ13_3 ((uint32_t)0x00000008) /*!< Bit 3 */
# define ADC_SQR1_SQ13_4 ((uint32_t)0x00000010) /*!< Bit 4 */
# define ADC_SQR1_SQ14 ((uint32_t)0x000003E0) /*!< SQ14[4:0] bits (14th conversion in regular sequence) */
# define ADC_SQR1_SQ14_0 ((uint32_t)0x00000020) /*!< Bit 0 */
# define ADC_SQR1_SQ14_1 ((uint32_t)0x00000040) /*!< Bit 1 */
# define ADC_SQR1_SQ14_2 ((uint32_t)0x00000080) /*!< Bit 2 */
# define ADC_SQR1_SQ14_3 ((uint32_t)0x00000100) /*!< Bit 3 */
# define ADC_SQR1_SQ14_4 ((uint32_t)0x00000200) /*!< Bit 4 */
# define ADC_SQR1_SQ15 ((uint32_t)0x00007C00) /*!< SQ15[4:0] bits (15th conversion in regular sequence) */
# define ADC_SQR1_SQ15_0 ((uint32_t)0x00000400) /*!< Bit 0 */
# define ADC_SQR1_SQ15_1 ((uint32_t)0x00000800) /*!< Bit 1 */
# define ADC_SQR1_SQ15_2 ((uint32_t)0x00001000) /*!< Bit 2 */
# define ADC_SQR1_SQ15_3 ((uint32_t)0x00002000) /*!< Bit 3 */
# define ADC_SQR1_SQ15_4 ((uint32_t)0x00004000) /*!< Bit 4 */
# define ADC_SQR1_SQ16 ((uint32_t)0x000F8000) /*!< SQ16[4:0] bits (16th conversion in regular sequence) */
# define ADC_SQR1_SQ16_0 ((uint32_t)0x00008000) /*!< Bit 0 */
# define ADC_SQR1_SQ16_1 ((uint32_t)0x00010000) /*!< Bit 1 */
# define ADC_SQR1_SQ16_2 ((uint32_t)0x00020000) /*!< Bit 2 */
# define ADC_SQR1_SQ16_3 ((uint32_t)0x00040000) /*!< Bit 3 */
# define ADC_SQR1_SQ16_4 ((uint32_t)0x00080000) /*!< Bit 4 */
# define ADC_SQR1_L ((uint32_t)0x00F00000) /*!< L[3:0] bits (Regular channel sequence length) */
# define ADC_SQR1_L_0 ((uint32_t)0x00100000) /*!< Bit 0 */
# define ADC_SQR1_L_1 ((uint32_t)0x00200000) /*!< Bit 1 */
# define ADC_SQR1_L_2 ((uint32_t)0x00400000) /*!< Bit 2 */
# define ADC_SQR1_L_3 ((uint32_t)0x00800000) /*!< Bit 3 */
/******************* Bit definition for ADC_SQR2 register *******************/
# define ADC_SQR2_SQ7 ((uint32_t)0x0000001F) /*!< SQ7[4:0] bits (7th conversion in regular sequence) */
# define ADC_SQR2_SQ7_0 ((uint32_t)0x00000001) /*!< Bit 0 */
# define ADC_SQR2_SQ7_1 ((uint32_t)0x00000002) /*!< Bit 1 */
# define ADC_SQR2_SQ7_2 ((uint32_t)0x00000004) /*!< Bit 2 */
# define ADC_SQR2_SQ7_3 ((uint32_t)0x00000008) /*!< Bit 3 */
# define ADC_SQR2_SQ7_4 ((uint32_t)0x00000010) /*!< Bit 4 */
# define ADC_SQR2_SQ8 ((uint32_t)0x000003E0) /*!< SQ8[4:0] bits (8th conversion in regular sequence) */
# define ADC_SQR2_SQ8_0 ((uint32_t)0x00000020) /*!< Bit 0 */
# define ADC_SQR2_SQ8_1 ((uint32_t)0x00000040) /*!< Bit 1 */
# define ADC_SQR2_SQ8_2 ((uint32_t)0x00000080) /*!< Bit 2 */
# define ADC_SQR2_SQ8_3 ((uint32_t)0x00000100) /*!< Bit 3 */
# define ADC_SQR2_SQ8_4 ((uint32_t)0x00000200) /*!< Bit 4 */
# define ADC_SQR2_SQ9 ((uint32_t)0x00007C00) /*!< SQ9[4:0] bits (9th conversion in regular sequence) */
# define ADC_SQR2_SQ9_0 ((uint32_t)0x00000400) /*!< Bit 0 */
# define ADC_SQR2_SQ9_1 ((uint32_t)0x00000800) /*!< Bit 1 */
# define ADC_SQR2_SQ9_2 ((uint32_t)0x00001000) /*!< Bit 2 */
# define ADC_SQR2_SQ9_3 ((uint32_t)0x00002000) /*!< Bit 3 */
# define ADC_SQR2_SQ9_4 ((uint32_t)0x00004000) /*!< Bit 4 */
# define ADC_SQR2_SQ10 ((uint32_t)0x000F8000) /*!< SQ10[4:0] bits (10th conversion in regular sequence) */
# define ADC_SQR2_SQ10_0 ((uint32_t)0x00008000) /*!< Bit 0 */
# define ADC_SQR2_SQ10_1 ((uint32_t)0x00010000) /*!< Bit 1 */
# define ADC_SQR2_SQ10_2 ((uint32_t)0x00020000) /*!< Bit 2 */
# define ADC_SQR2_SQ10_3 ((uint32_t)0x00040000) /*!< Bit 3 */
# define ADC_SQR2_SQ10_4 ((uint32_t)0x00080000) /*!< Bit 4 */
# define ADC_SQR2_SQ11 ((uint32_t)0x01F00000) /*!< SQ11[4:0] bits (11th conversion in regular sequence) */
# define ADC_SQR2_SQ11_0 ((uint32_t)0x00100000) /*!< Bit 0 */
# define ADC_SQR2_SQ11_1 ((uint32_t)0x00200000) /*!< Bit 1 */
# define ADC_SQR2_SQ11_2 ((uint32_t)0x00400000) /*!< Bit 2 */
# define ADC_SQR2_SQ11_3 ((uint32_t)0x00800000) /*!< Bit 3 */
# define ADC_SQR2_SQ11_4 ((uint32_t)0x01000000) /*!< Bit 4 */
# define ADC_SQR2_SQ12 ((uint32_t)0x3E000000) /*!< SQ12[4:0] bits (12th conversion in regular sequence) */
# define ADC_SQR2_SQ12_0 ((uint32_t)0x02000000) /*!< Bit 0 */
# define ADC_SQR2_SQ12_1 ((uint32_t)0x04000000) /*!< Bit 1 */
# define ADC_SQR2_SQ12_2 ((uint32_t)0x08000000) /*!< Bit 2 */
# define ADC_SQR2_SQ12_3 ((uint32_t)0x10000000) /*!< Bit 3 */
# define ADC_SQR2_SQ12_4 ((uint32_t)0x20000000) /*!< Bit 4 */
/******************* Bit definition for ADC_SQR3 register *******************/
# define ADC_SQR3_SQ1 ((uint32_t)0x0000001F) /*!< SQ1[4:0] bits (1st conversion in regular sequence) */
# define ADC_SQR3_SQ1_0 ((uint32_t)0x00000001) /*!< Bit 0 */
# define ADC_SQR3_SQ1_1 ((uint32_t)0x00000002) /*!< Bit 1 */
# define ADC_SQR3_SQ1_2 ((uint32_t)0x00000004) /*!< Bit 2 */
# define ADC_SQR3_SQ1_3 ((uint32_t)0x00000008) /*!< Bit 3 */
# define ADC_SQR3_SQ1_4 ((uint32_t)0x00000010) /*!< Bit 4 */
# define ADC_SQR3_SQ2 ((uint32_t)0x000003E0) /*!< SQ2[4:0] bits (2nd conversion in regular sequence) */
# define ADC_SQR3_SQ2_0 ((uint32_t)0x00000020) /*!< Bit 0 */
# define ADC_SQR3_SQ2_1 ((uint32_t)0x00000040) /*!< Bit 1 */
# define ADC_SQR3_SQ2_2 ((uint32_t)0x00000080) /*!< Bit 2 */
# define ADC_SQR3_SQ2_3 ((uint32_t)0x00000100) /*!< Bit 3 */
# define ADC_SQR3_SQ2_4 ((uint32_t)0x00000200) /*!< Bit 4 */
# define ADC_SQR3_SQ3 ((uint32_t)0x00007C00) /*!< SQ3[4:0] bits (3rd conversion in regular sequence) */
# define ADC_SQR3_SQ3_0 ((uint32_t)0x00000400) /*!< Bit 0 */
# define ADC_SQR3_SQ3_1 ((uint32_t)0x00000800) /*!< Bit 1 */
# define ADC_SQR3_SQ3_2 ((uint32_t)0x00001000) /*!< Bit 2 */
# define ADC_SQR3_SQ3_3 ((uint32_t)0x00002000) /*!< Bit 3 */
# define ADC_SQR3_SQ3_4 ((uint32_t)0x00004000) /*!< Bit 4 */
# define ADC_SQR3_SQ4 ((uint32_t)0x000F8000) /*!< SQ4[4:0] bits (4th conversion in regular sequence) */
# define ADC_SQR3_SQ4_0 ((uint32_t)0x00008000) /*!< Bit 0 */
# define ADC_SQR3_SQ4_1 ((uint32_t)0x00010000) /*!< Bit 1 */
# define ADC_SQR3_SQ4_2 ((uint32_t)0x00020000) /*!< Bit 2 */
# define ADC_SQR3_SQ4_3 ((uint32_t)0x00040000) /*!< Bit 3 */
# define ADC_SQR3_SQ4_4 ((uint32_t)0x00080000) /*!< Bit 4 */
# define ADC_SQR3_SQ5 ((uint32_t)0x01F00000) /*!< SQ5[4:0] bits (5th conversion in regular sequence) */
# define ADC_SQR3_SQ5_0 ((uint32_t)0x00100000) /*!< Bit 0 */
# define ADC_SQR3_SQ5_1 ((uint32_t)0x00200000) /*!< Bit 1 */
# define ADC_SQR3_SQ5_2 ((uint32_t)0x00400000) /*!< Bit 2 */
# define ADC_SQR3_SQ5_3 ((uint32_t)0x00800000) /*!< Bit 3 */
# define ADC_SQR3_SQ5_4 ((uint32_t)0x01000000) /*!< Bit 4 */
# define ADC_SQR3_SQ6 ((uint32_t)0x3E000000) /*!< SQ6[4:0] bits (6th conversion in regular sequence) */
# define ADC_SQR3_SQ6_0 ((uint32_t)0x02000000) /*!< Bit 0 */
# define ADC_SQR3_SQ6_1 ((uint32_t)0x04000000) /*!< Bit 1 */
# define ADC_SQR3_SQ6_2 ((uint32_t)0x08000000) /*!< Bit 2 */
# define ADC_SQR3_SQ6_3 ((uint32_t)0x10000000) /*!< Bit 3 */
# define ADC_SQR3_SQ6_4 ((uint32_t)0x20000000) /*!< Bit 4 */
/******************* Bit definition for ADC_JSQR register *******************/
# define ADC_JSQR_JSQ1 ((uint32_t)0x0000001F) /*!< JSQ1[4:0] bits (1st conversion in injected sequence) */
# define ADC_JSQR_JSQ1_0 ((uint32_t)0x00000001) /*!< Bit 0 */
# define ADC_JSQR_JSQ1_1 ((uint32_t)0x00000002) /*!< Bit 1 */
# define ADC_JSQR_JSQ1_2 ((uint32_t)0x00000004) /*!< Bit 2 */
# define ADC_JSQR_JSQ1_3 ((uint32_t)0x00000008) /*!< Bit 3 */
# define ADC_JSQR_JSQ1_4 ((uint32_t)0x00000010) /*!< Bit 4 */
# define ADC_JSQR_JSQ2 ((uint32_t)0x000003E0) /*!< JSQ2[4:0] bits (2nd conversion in injected sequence) */
# define ADC_JSQR_JSQ2_0 ((uint32_t)0x00000020) /*!< Bit 0 */
# define ADC_JSQR_JSQ2_1 ((uint32_t)0x00000040) /*!< Bit 1 */
# define ADC_JSQR_JSQ2_2 ((uint32_t)0x00000080) /*!< Bit 2 */
# define ADC_JSQR_JSQ2_3 ((uint32_t)0x00000100) /*!< Bit 3 */
# define ADC_JSQR_JSQ2_4 ((uint32_t)0x00000200) /*!< Bit 4 */
# define ADC_JSQR_JSQ3 ((uint32_t)0x00007C00) /*!< JSQ3[4:0] bits (3rd conversion in injected sequence) */
# define ADC_JSQR_JSQ3_0 ((uint32_t)0x00000400) /*!< Bit 0 */
# define ADC_JSQR_JSQ3_1 ((uint32_t)0x00000800) /*!< Bit 1 */
# define ADC_JSQR_JSQ3_2 ((uint32_t)0x00001000) /*!< Bit 2 */
# define ADC_JSQR_JSQ3_3 ((uint32_t)0x00002000) /*!< Bit 3 */
# define ADC_JSQR_JSQ3_4 ((uint32_t)0x00004000) /*!< Bit 4 */
# define ADC_JSQR_JSQ4 ((uint32_t)0x000F8000) /*!< JSQ4[4:0] bits (4th conversion in injected sequence) */
# define ADC_JSQR_JSQ4_0 ((uint32_t)0x00008000) /*!< Bit 0 */
# define ADC_JSQR_JSQ4_1 ((uint32_t)0x00010000) /*!< Bit 1 */
# define ADC_JSQR_JSQ4_2 ((uint32_t)0x00020000) /*!< Bit 2 */
# define ADC_JSQR_JSQ4_3 ((uint32_t)0x00040000) /*!< Bit 3 */
# define ADC_JSQR_JSQ4_4 ((uint32_t)0x00080000) /*!< Bit 4 */
# define ADC_JSQR_JL ((uint32_t)0x00300000) /*!< JL[1:0] bits (Injected Sequence length) */
# define ADC_JSQR_JL_0 ((uint32_t)0x00100000) /*!< Bit 0 */
# define ADC_JSQR_JL_1 ((uint32_t)0x00200000) /*!< Bit 1 */
/******************* Bit definition for ADC_JDR1 register *******************/
# define ADC_JDR1_JDATA ((uint16_t)0xFFFF) /*!< Injected data */
/******************* Bit definition for ADC_JDR2 register *******************/
# define ADC_JDR2_JDATA ((uint16_t)0xFFFF) /*!< Injected data */
/******************* Bit definition for ADC_JDR3 register *******************/
# define ADC_JDR3_JDATA ((uint16_t)0xFFFF) /*!< Injected data */
/******************* Bit definition for ADC_JDR4 register *******************/
# define ADC_JDR4_JDATA ((uint16_t)0xFFFF) /*!< Injected data */
/******************** Bit definition for ADC_DR register ********************/
# define ADC_DR_DATA ((uint32_t)0x0000FFFF) /*!< Regular data */
/******************************************************************************/
/* */
/* Analog Comparators (COMP) */
/* */
/******************************************************************************/
/*********************** Bit definition for COMP_CSR register ***************/
/* COMP1 bits definition */
# define COMP_CSR_COMP1EN ((uint32_t)0x00000001) /*!< COMP1 enable */
# define COMP_CSR_COMP1SW1 ((uint32_t)0x00000002) /*!< SW1 switch control */
# define COMP_CSR_COMP1MODE ((uint32_t)0x0000000C) /*!< COMP1 power mode */
# define COMP_CSR_COMP1MODE_0 ((uint32_t)0x00000004) /*!< COMP1 power mode bit 0 */
# define COMP_CSR_COMP1MODE_1 ((uint32_t)0x00000008) /*!< COMP1 power mode bit 1 */
# define COMP_CSR_COMP1INSEL ((uint32_t)0x00000070) /*!< COMP1 inverting input select */
# define COMP_CSR_COMP1INSEL_0 ((uint32_t)0x00000010) /*!< COMP1 inverting input select bit 0 */
# define COMP_CSR_COMP1INSEL_1 ((uint32_t)0x00000020) /*!< COMP1 inverting input select bit 1 */
# define COMP_CSR_COMP1INSEL_2 ((uint32_t)0x00000040) /*!< COMP1 inverting input select bit 2 */
# define COMP_CSR_COMP1OUTSEL ((uint32_t)0x00000700) /*!< COMP1 output select */
# define COMP_CSR_COMP1OUTSEL_0 ((uint32_t)0x00000100) /*!< COMP1 output select bit 0 */
# define COMP_CSR_COMP1OUTSEL_1 ((uint32_t)0x00000200) /*!< COMP1 output select bit 1 */
# define COMP_CSR_COMP1OUTSEL_2 ((uint32_t)0x00000400) /*!< COMP1 output select bit 2 */
# define COMP_CSR_COMP1POL ((uint32_t)0x00000800) /*!< COMP1 output polarity */
# define COMP_CSR_COMP1HYST ((uint32_t)0x00003000) /*!< COMP1 hysteresis */
# define COMP_CSR_COMP1HYST_0 ((uint32_t)0x00001000) /*!< COMP1 hysteresis bit 0 */
# define COMP_CSR_COMP1HYST_1 ((uint32_t)0x00002000) /*!< COMP1 hysteresis bit 1 */
# define COMP_CSR_COMP1OUT ((uint32_t)0x00004000) /*!< COMP1 output level */
# define COMP_CSR_COMP1LOCK ((uint32_t)0x00008000) /*!< COMP1 lock */
/* COMP2 bits definition */
# define COMP_CSR_COMP2EN ((uint32_t)0x00010000) /*!< COMP2 enable */
# define COMP_CSR_COMP2MODE ((uint32_t)0x000C0000) /*!< COMP2 power mode */
# define COMP_CSR_COMP2MODE_0 ((uint32_t)0x00040000) /*!< COMP2 power mode bit 0 */
# define COMP_CSR_COMP2MODE_1 ((uint32_t)0x00080000) /*!< COMP2 power mode bit 1 */
# define COMP_CSR_COMP2INSEL ((uint32_t)0x00700000) /*!< COMP2 inverting input select */
# define COMP_CSR_COMP2INSEL_0 ((uint32_t)0x00100000) /*!< COMP2 inverting input select bit 0 */
# define COMP_CSR_COMP2INSEL_1 ((uint32_t)0x00200000) /*!< COMP2 inverting input select bit 1 */
# define COMP_CSR_COMP2INSEL_2 ((uint32_t)0x00400000) /*!< COMP2 inverting input select bit 2 */
# define COMP_CSR_WNDWEN ((uint32_t)0x00800000) /*!< Comparators window mode enable */
# define COMP_CSR_COMP2OUTSEL ((uint32_t)0x07000000) /*!< COMP2 output select */
# define COMP_CSR_COMP2OUTSEL_0 ((uint32_t)0x01000000) /*!< COMP2 output select bit 0 */
# define COMP_CSR_COMP2OUTSEL_1 ((uint32_t)0x02000000) /*!< COMP2 output select bit 1 */
# define COMP_CSR_COMP2OUTSEL_2 ((uint32_t)0x04000000) /*!< COMP2 output select bit 2 */
# define COMP_CSR_COMP2POL ((uint32_t)0x08000000) /*!< COMP2 output polarity */
# define COMP_CSR_COMP2HYST ((uint32_t)0x30000000) /*!< COMP2 hysteresis */
# define COMP_CSR_COMP2HYST_0 ((uint32_t)0x10000000) /*!< COMP2 hysteresis bit 0 */
# define COMP_CSR_COMP2HYST_1 ((uint32_t)0x20000000) /*!< COMP2 hysteresis bit 1 */
# define COMP_CSR_COMP2OUT ((uint32_t)0x40000000) /*!< COMP2 output level */
# define COMP_CSR_COMP2LOCK ((uint32_t)0x80000000) /*!< COMP2 lock */
/******************************************************************************/
/* */
/* Controller Area Network (CAN ) */
/* */
/******************************************************************************/
/******************* Bit definition for CAN_MCR register ********************/
# define CAN_MCR_INRQ ((uint16_t)0x0001) /*!<Initialization Request */
# define CAN_MCR_SLEEP ((uint16_t)0x0002) /*!<Sleep Mode Request */
# define CAN_MCR_TXFP ((uint16_t)0x0004) /*!<Transmit FIFO Priority */
# define CAN_MCR_RFLM ((uint16_t)0x0008) /*!<Receive FIFO Locked Mode */
# define CAN_MCR_NART ((uint16_t)0x0010) /*!<No Automatic Retransmission */
# define CAN_MCR_AWUM ((uint16_t)0x0020) /*!<Automatic Wakeup Mode */
# define CAN_MCR_ABOM ((uint16_t)0x0040) /*!<Automatic Bus-Off Management */
# define CAN_MCR_TTCM ((uint16_t)0x0080) /*!<Time Triggered Communication Mode */
# define CAN_MCR_RESET ((uint16_t)0x8000) /*!<bxCAN software master reset */
/******************* Bit definition for CAN_MSR register ********************/
# define CAN_MSR_INAK ((uint16_t)0x0001) /*!<Initialization Acknowledge */
# define CAN_MSR_SLAK ((uint16_t)0x0002) /*!<Sleep Acknowledge */
# define CAN_MSR_ERRI ((uint16_t)0x0004) /*!<Error Interrupt */
# define CAN_MSR_WKUI ((uint16_t)0x0008) /*!<Wakeup Interrupt */
# define CAN_MSR_SLAKI ((uint16_t)0x0010) /*!<Sleep Acknowledge Interrupt */
# define CAN_MSR_TXM ((uint16_t)0x0100) /*!<Transmit Mode */
# define CAN_MSR_RXM ((uint16_t)0x0200) /*!<Receive Mode */
# define CAN_MSR_SAMP ((uint16_t)0x0400) /*!<Last Sample Point */
# define CAN_MSR_RX ((uint16_t)0x0800) /*!<CAN Rx Signal */
/******************* Bit definition for CAN_TSR register ********************/
# define CAN_TSR_RQCP0 ((uint32_t)0x00000001) /*!<Request Completed Mailbox0 */
# define CAN_TSR_TXOK0 ((uint32_t)0x00000002) /*!<Transmission OK of Mailbox0 */
# define CAN_TSR_ALST0 ((uint32_t)0x00000004) /*!<Arbitration Lost for Mailbox0 */
# define CAN_TSR_TERR0 ((uint32_t)0x00000008) /*!<Transmission Error of Mailbox0 */
# define CAN_TSR_ABRQ0 ((uint32_t)0x00000080) /*!<Abort Request for Mailbox0 */
# define CAN_TSR_RQCP1 ((uint32_t)0x00000100) /*!<Request Completed Mailbox1 */
# define CAN_TSR_TXOK1 ((uint32_t)0x00000200) /*!<Transmission OK of Mailbox1 */
# define CAN_TSR_ALST1 ((uint32_t)0x00000400) /*!<Arbitration Lost for Mailbox1 */
# define CAN_TSR_TERR1 ((uint32_t)0x00000800) /*!<Transmission Error of Mailbox1 */
# define CAN_TSR_ABRQ1 ((uint32_t)0x00008000) /*!<Abort Request for Mailbox 1 */
# define CAN_TSR_RQCP2 ((uint32_t)0x00010000) /*!<Request Completed Mailbox2 */
# define CAN_TSR_TXOK2 ((uint32_t)0x00020000) /*!<Transmission OK of Mailbox 2 */
# define CAN_TSR_ALST2 ((uint32_t)0x00040000) /*!<Arbitration Lost for mailbox 2 */
# define CAN_TSR_TERR2 ((uint32_t)0x00080000) /*!<Transmission Error of Mailbox 2 */
# define CAN_TSR_ABRQ2 ((uint32_t)0x00800000) /*!<Abort Request for Mailbox 2 */
# define CAN_TSR_CODE ((uint32_t)0x03000000) /*!<Mailbox Code */
# define CAN_TSR_TME ((uint32_t)0x1C000000) /*!<TME[2:0] bits */
# define CAN_TSR_TME0 ((uint32_t)0x04000000) /*!<Transmit Mailbox 0 Empty */
# define CAN_TSR_TME1 ((uint32_t)0x08000000) /*!<Transmit Mailbox 1 Empty */
# define CAN_TSR_TME2 ((uint32_t)0x10000000) /*!<Transmit Mailbox 2 Empty */
# define CAN_TSR_LOW ((uint32_t)0xE0000000) /*!<LOW[2:0] bits */
# define CAN_TSR_LOW0 ((uint32_t)0x20000000) /*!<Lowest Priority Flag for Mailbox 0 */
# define CAN_TSR_LOW1 ((uint32_t)0x40000000) /*!<Lowest Priority Flag for Mailbox 1 */
# define CAN_TSR_LOW2 ((uint32_t)0x80000000) /*!<Lowest Priority Flag for Mailbox 2 */
/******************* Bit definition for CAN_RF0R register *******************/
# define CAN_RF0R_FMP0 ((uint8_t)0x03) /*!<FIFO 0 Message Pending */
# define CAN_RF0R_FULL0 ((uint8_t)0x08) /*!<FIFO 0 Full */
# define CAN_RF0R_FOVR0 ((uint8_t)0x10) /*!<FIFO 0 Overrun */
# define CAN_RF0R_RFOM0 ((uint8_t)0x20) /*!<Release FIFO 0 Output Mailbox */
/******************* Bit definition for CAN_RF1R register *******************/
# define CAN_RF1R_FMP1 ((uint8_t)0x03) /*!<FIFO 1 Message Pending */
# define CAN_RF1R_FULL1 ((uint8_t)0x08) /*!<FIFO 1 Full */
# define CAN_RF1R_FOVR1 ((uint8_t)0x10) /*!<FIFO 1 Overrun */
# define CAN_RF1R_RFOM1 ((uint8_t)0x20) /*!<Release FIFO 1 Output Mailbox */
/******************** Bit definition for CAN_IER register *******************/
# define CAN_IER_TMEIE ((uint32_t)0x00000001) /*!<Transmit Mailbox Empty Interrupt Enable */
# define CAN_IER_FMPIE0 ((uint32_t)0x00000002) /*!<FIFO Message Pending Interrupt Enable */
# define CAN_IER_FFIE0 ((uint32_t)0x00000004) /*!<FIFO Full Interrupt Enable */
# define CAN_IER_FOVIE0 ((uint32_t)0x00000008) /*!<FIFO Overrun Interrupt Enable */
# define CAN_IER_FMPIE1 ((uint32_t)0x00000010) /*!<FIFO Message Pending Interrupt Enable */
# define CAN_IER_FFIE1 ((uint32_t)0x00000020) /*!<FIFO Full Interrupt Enable */
# define CAN_IER_FOVIE1 ((uint32_t)0x00000040) /*!<FIFO Overrun Interrupt Enable */
# define CAN_IER_EWGIE ((uint32_t)0x00000100) /*!<Error Warning Interrupt Enable */
# define CAN_IER_EPVIE ((uint32_t)0x00000200) /*!<Error Passive Interrupt Enable */
# define CAN_IER_BOFIE ((uint32_t)0x00000400) /*!<Bus-Off Interrupt Enable */
# define CAN_IER_LECIE ((uint32_t)0x00000800) /*!<Last Error Code Interrupt Enable */
# define CAN_IER_ERRIE ((uint32_t)0x00008000) /*!<Error Interrupt Enable */
# define CAN_IER_WKUIE ((uint32_t)0x00010000) /*!<Wakeup Interrupt Enable */
# define CAN_IER_SLKIE ((uint32_t)0x00020000) /*!<Sleep Interrupt Enable */
/******************** Bit definition for CAN_ESR register *******************/
# define CAN_ESR_EWGF ((uint32_t)0x00000001) /*!<Error Warning Flag */
# define CAN_ESR_EPVF ((uint32_t)0x00000002) /*!<Error Passive Flag */
# define CAN_ESR_BOFF ((uint32_t)0x00000004) /*!<Bus-Off Flag */
# define CAN_ESR_LEC ((uint32_t)0x00000070) /*!<LEC[2:0] bits (Last Error Code) */
# define CAN_ESR_LEC_0 ((uint32_t)0x00000010) /*!<Bit 0 */
# define CAN_ESR_LEC_1 ((uint32_t)0x00000020) /*!<Bit 1 */
# define CAN_ESR_LEC_2 ((uint32_t)0x00000040) /*!<Bit 2 */
# define CAN_ESR_TEC ((uint32_t)0x00FF0000) /*!<Least significant byte of the 9-bit Transmit Error Counter */
# define CAN_ESR_REC ((uint32_t)0xFF000000) /*!<Receive Error Counter */
/******************* Bit definition for CAN_BTR register ********************/
# define CAN_BTR_BRP ((uint32_t)0x000003FF) /*!<Baud Rate Prescaler */
# define CAN_BTR_TS1 ((uint32_t)0x000F0000) /*!<Time Segment 1 */
# define CAN_BTR_TS2 ((uint32_t)0x00700000) /*!<Time Segment 2 */
# define CAN_BTR_SJW ((uint32_t)0x03000000) /*!<Resynchronization Jump Width */
# define CAN_BTR_LBKM ((uint32_t)0x40000000) /*!<Loop Back Mode (Debug) */
# define CAN_BTR_SILM ((uint32_t)0x80000000) /*!<Silent Mode */
/*!<Mailbox registers */
/****************** Bit definition for CAN_TI0R register ********************/
# define CAN_TI0R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
# define CAN_TI0R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
# define CAN_TI0R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
# define CAN_TI0R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
# define CAN_TI0R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
/****************** Bit definition for CAN_TDT0R register *******************/
# define CAN_TDT0R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
# define CAN_TDT0R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
# define CAN_TDT0R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
/****************** Bit definition for CAN_TDL0R register *******************/
# define CAN_TDL0R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
# define CAN_TDL0R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
# define CAN_TDL0R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
# define CAN_TDL0R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
/****************** Bit definition for CAN_TDH0R register *******************/
# define CAN_TDH0R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
# define CAN_TDH0R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
# define CAN_TDH0R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
# define CAN_TDH0R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
/******************* Bit definition for CAN_TI1R register *******************/
# define CAN_TI1R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
# define CAN_TI1R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
# define CAN_TI1R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
# define CAN_TI1R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
# define CAN_TI1R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
/******************* Bit definition for CAN_TDT1R register ******************/
# define CAN_TDT1R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
# define CAN_TDT1R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
# define CAN_TDT1R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
/******************* Bit definition for CAN_TDL1R register ******************/
# define CAN_TDL1R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
# define CAN_TDL1R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
# define CAN_TDL1R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
# define CAN_TDL1R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
/******************* Bit definition for CAN_TDH1R register ******************/
# define CAN_TDH1R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
# define CAN_TDH1R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
# define CAN_TDH1R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
# define CAN_TDH1R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
/******************* Bit definition for CAN_TI2R register *******************/
# define CAN_TI2R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
# define CAN_TI2R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
# define CAN_TI2R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
# define CAN_TI2R_EXID ((uint32_t)0x001FFFF8) /*!<Extended identifier */
# define CAN_TI2R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
/******************* Bit definition for CAN_TDT2R register ******************/
# define CAN_TDT2R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
# define CAN_TDT2R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
# define CAN_TDT2R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
/******************* Bit definition for CAN_TDL2R register ******************/
# define CAN_TDL2R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
# define CAN_TDL2R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
# define CAN_TDL2R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
# define CAN_TDL2R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
/******************* Bit definition for CAN_TDH2R register ******************/
# define CAN_TDH2R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
# define CAN_TDH2R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
# define CAN_TDH2R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
# define CAN_TDH2R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
/******************* Bit definition for CAN_RI0R register *******************/
# define CAN_RI0R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
# define CAN_RI0R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
# define CAN_RI0R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
# define CAN_RI0R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
/******************* Bit definition for CAN_RDT0R register ******************/
# define CAN_RDT0R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
# define CAN_RDT0R_FMI ((uint32_t)0x0000FF00) /*!<Filter Match Index */
# define CAN_RDT0R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
/******************* Bit definition for CAN_RDL0R register ******************/
# define CAN_RDL0R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
# define CAN_RDL0R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
# define CAN_RDL0R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
# define CAN_RDL0R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
/******************* Bit definition for CAN_RDH0R register ******************/
# define CAN_RDH0R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
# define CAN_RDH0R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
# define CAN_RDH0R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
# define CAN_RDH0R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
/******************* Bit definition for CAN_RI1R register *******************/
# define CAN_RI1R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
# define CAN_RI1R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
# define CAN_RI1R_EXID ((uint32_t)0x001FFFF8) /*!<Extended identifier */
# define CAN_RI1R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
/******************* Bit definition for CAN_RDT1R register ******************/
# define CAN_RDT1R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
# define CAN_RDT1R_FMI ((uint32_t)0x0000FF00) /*!<Filter Match Index */
# define CAN_RDT1R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
/******************* Bit definition for CAN_RDL1R register ******************/
# define CAN_RDL1R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
# define CAN_RDL1R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
# define CAN_RDL1R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
# define CAN_RDL1R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
/******************* Bit definition for CAN_RDH1R register ******************/
# define CAN_RDH1R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
# define CAN_RDH1R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
# define CAN_RDH1R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
# define CAN_RDH1R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
/*!<CAN filter registers */
/******************* Bit definition for CAN_FMR register ********************/
# define CAN_FMR_FINIT ((uint8_t)0x01) /*!<Filter Init Mode */
/******************* Bit definition for CAN_FM1R register *******************/
# define CAN_FM1R_FBM ((uint16_t)0x3FFF) /*!<Filter Mode */
# define CAN_FM1R_FBM0 ((uint16_t)0x0001) /*!<Filter Init Mode bit 0 */
# define CAN_FM1R_FBM1 ((uint16_t)0x0002) /*!<Filter Init Mode bit 1 */
# define CAN_FM1R_FBM2 ((uint16_t)0x0004) /*!<Filter Init Mode bit 2 */
# define CAN_FM1R_FBM3 ((uint16_t)0x0008) /*!<Filter Init Mode bit 3 */
# define CAN_FM1R_FBM4 ((uint16_t)0x0010) /*!<Filter Init Mode bit 4 */
# define CAN_FM1R_FBM5 ((uint16_t)0x0020) /*!<Filter Init Mode bit 5 */
# define CAN_FM1R_FBM6 ((uint16_t)0x0040) /*!<Filter Init Mode bit 6 */
# define CAN_FM1R_FBM7 ((uint16_t)0x0080) /*!<Filter Init Mode bit 7 */
# define CAN_FM1R_FBM8 ((uint16_t)0x0100) /*!<Filter Init Mode bit 8 */
# define CAN_FM1R_FBM9 ((uint16_t)0x0200) /*!<Filter Init Mode bit 9 */
# define CAN_FM1R_FBM10 ((uint16_t)0x0400) /*!<Filter Init Mode bit 10 */
# define CAN_FM1R_FBM11 ((uint16_t)0x0800) /*!<Filter Init Mode bit 11 */
# define CAN_FM1R_FBM12 ((uint16_t)0x1000) /*!<Filter Init Mode bit 12 */
# define CAN_FM1R_FBM13 ((uint16_t)0x2000) /*!<Filter Init Mode bit 13 */
/******************* Bit definition for CAN_FS1R register *******************/
# define CAN_FS1R_FSC ((uint16_t)0x3FFF) /*!<Filter Scale Configuration */
# define CAN_FS1R_FSC0 ((uint16_t)0x0001) /*!<Filter Scale Configuration bit 0 */
# define CAN_FS1R_FSC1 ((uint16_t)0x0002) /*!<Filter Scale Configuration bit 1 */
# define CAN_FS1R_FSC2 ((uint16_t)0x0004) /*!<Filter Scale Configuration bit 2 */
# define CAN_FS1R_FSC3 ((uint16_t)0x0008) /*!<Filter Scale Configuration bit 3 */
# define CAN_FS1R_FSC4 ((uint16_t)0x0010) /*!<Filter Scale Configuration bit 4 */
# define CAN_FS1R_FSC5 ((uint16_t)0x0020) /*!<Filter Scale Configuration bit 5 */
# define CAN_FS1R_FSC6 ((uint16_t)0x0040) /*!<Filter Scale Configuration bit 6 */
# define CAN_FS1R_FSC7 ((uint16_t)0x0080) /*!<Filter Scale Configuration bit 7 */
# define CAN_FS1R_FSC8 ((uint16_t)0x0100) /*!<Filter Scale Configuration bit 8 */
# define CAN_FS1R_FSC9 ((uint16_t)0x0200) /*!<Filter Scale Configuration bit 9 */
# define CAN_FS1R_FSC10 ((uint16_t)0x0400) /*!<Filter Scale Configuration bit 10 */
# define CAN_FS1R_FSC11 ((uint16_t)0x0800) /*!<Filter Scale Configuration bit 11 */
# define CAN_FS1R_FSC12 ((uint16_t)0x1000) /*!<Filter Scale Configuration bit 12 */
# define CAN_FS1R_FSC13 ((uint16_t)0x2000) /*!<Filter Scale Configuration bit 13 */
/****************** Bit definition for CAN_FFA1R register *******************/
# define CAN_FFA1R_FFA ((uint16_t)0x3FFF) /*!<Filter FIFO Assignment */
# define CAN_FFA1R_FFA0 ((uint16_t)0x0001) /*!<Filter FIFO Assignment for Filter 0 */
# define CAN_FFA1R_FFA1 ((uint16_t)0x0002) /*!<Filter FIFO Assignment for Filter 1 */
# define CAN_FFA1R_FFA2 ((uint16_t)0x0004) /*!<Filter FIFO Assignment for Filter 2 */
# define CAN_FFA1R_FFA3 ((uint16_t)0x0008) /*!<Filter FIFO Assignment for Filter 3 */
# define CAN_FFA1R_FFA4 ((uint16_t)0x0010) /*!<Filter FIFO Assignment for Filter 4 */
# define CAN_FFA1R_FFA5 ((uint16_t)0x0020) /*!<Filter FIFO Assignment for Filter 5 */
# define CAN_FFA1R_FFA6 ((uint16_t)0x0040) /*!<Filter FIFO Assignment for Filter 6 */
# define CAN_FFA1R_FFA7 ((uint16_t)0x0080) /*!<Filter FIFO Assignment for Filter 7 */
# define CAN_FFA1R_FFA8 ((uint16_t)0x0100) /*!<Filter FIFO Assignment for Filter 8 */
# define CAN_FFA1R_FFA9 ((uint16_t)0x0200) /*!<Filter FIFO Assignment for Filter 9 */
# define CAN_FFA1R_FFA10 ((uint16_t)0x0400) /*!<Filter FIFO Assignment for Filter 10 */
# define CAN_FFA1R_FFA11 ((uint16_t)0x0800) /*!<Filter FIFO Assignment for Filter 11 */
# define CAN_FFA1R_FFA12 ((uint16_t)0x1000) /*!<Filter FIFO Assignment for Filter 12 */
# define CAN_FFA1R_FFA13 ((uint16_t)0x2000) /*!<Filter FIFO Assignment for Filter 13 */
/******************* Bit definition for CAN_FA1R register *******************/
# define CAN_FA1R_FACT ((uint16_t)0x3FFF) /*!<Filter Active */
# define CAN_FA1R_FACT0 ((uint16_t)0x0001) /*!<Filter 0 Active */
# define CAN_FA1R_FACT1 ((uint16_t)0x0002) /*!<Filter 1 Active */
# define CAN_FA1R_FACT2 ((uint16_t)0x0004) /*!<Filter 2 Active */
# define CAN_FA1R_FACT3 ((uint16_t)0x0008) /*!<Filter 3 Active */
# define CAN_FA1R_FACT4 ((uint16_t)0x0010) /*!<Filter 4 Active */
# define CAN_FA1R_FACT5 ((uint16_t)0x0020) /*!<Filter 5 Active */
# define CAN_FA1R_FACT6 ((uint16_t)0x0040) /*!<Filter 6 Active */
# define CAN_FA1R_FACT7 ((uint16_t)0x0080) /*!<Filter 7 Active */
# define CAN_FA1R_FACT8 ((uint16_t)0x0100) /*!<Filter 8 Active */
# define CAN_FA1R_FACT9 ((uint16_t)0x0200) /*!<Filter 9 Active */
# define CAN_FA1R_FACT10 ((uint16_t)0x0400) /*!<Filter 10 Active */
# define CAN_FA1R_FACT11 ((uint16_t)0x0800) /*!<Filter 11 Active */
# define CAN_FA1R_FACT12 ((uint16_t)0x1000) /*!<Filter 12 Active */
# define CAN_FA1R_FACT13 ((uint16_t)0x2000) /*!<Filter 13 Active */
/******************* Bit definition for CAN_F0R1 register *******************/
# define CAN_F0R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F0R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F0R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F0R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F0R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F0R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F0R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F0R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F0R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F0R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F0R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F0R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F0R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F0R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F0R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F0R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F0R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F0R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F0R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F0R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F0R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F0R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F0R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F0R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F0R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F0R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F0R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F0R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F0R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F0R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F0R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F0R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F1R1 register *******************/
# define CAN_F1R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F1R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F1R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F1R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F1R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F1R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F1R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F1R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F1R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F1R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F1R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F1R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F1R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F1R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F1R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F1R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F1R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F1R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F1R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F1R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F1R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F1R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F1R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F1R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F1R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F1R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F1R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F1R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F1R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F1R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F1R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F1R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F2R1 register *******************/
# define CAN_F2R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F2R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F2R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F2R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F2R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F2R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F2R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F2R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F2R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F2R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F2R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F2R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F2R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F2R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F2R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F2R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F2R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F2R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F2R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F2R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F2R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F2R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F2R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F2R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F2R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F2R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F2R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F2R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F2R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F2R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F2R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F2R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F3R1 register *******************/
# define CAN_F3R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F3R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F3R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F3R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F3R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F3R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F3R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F3R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F3R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F3R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F3R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F3R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F3R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F3R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F3R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F3R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F3R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F3R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F3R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F3R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F3R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F3R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F3R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F3R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F3R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F3R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F3R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F3R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F3R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F3R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F3R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F3R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F4R1 register *******************/
# define CAN_F4R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F4R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F4R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F4R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F4R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F4R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F4R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F4R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F4R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F4R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F4R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F4R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F4R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F4R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F4R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F4R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F4R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F4R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F4R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F4R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F4R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F4R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F4R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F4R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F4R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F4R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F4R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F4R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F4R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F4R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F4R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F4R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F5R1 register *******************/
# define CAN_F5R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F5R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F5R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F5R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F5R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F5R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F5R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F5R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F5R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F5R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F5R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F5R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F5R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F5R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F5R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F5R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F5R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F5R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F5R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F5R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F5R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F5R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F5R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F5R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F5R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F5R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F5R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F5R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F5R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F5R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F5R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F5R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F6R1 register *******************/
# define CAN_F6R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F6R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F6R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F6R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F6R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F6R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F6R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F6R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F6R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F6R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F6R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F6R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F6R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F6R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F6R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F6R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F6R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F6R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F6R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F6R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F6R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F6R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F6R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F6R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F6R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F6R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F6R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F6R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F6R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F6R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F6R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F6R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F7R1 register *******************/
# define CAN_F7R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F7R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F7R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F7R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F7R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F7R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F7R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F7R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F7R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F7R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F7R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F7R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F7R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F7R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F7R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F7R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F7R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F7R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F7R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F7R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F7R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F7R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F7R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F7R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F7R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F7R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F7R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F7R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F7R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F7R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F7R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F7R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F8R1 register *******************/
# define CAN_F8R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F8R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F8R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F8R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F8R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F8R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F8R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F8R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F8R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F8R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F8R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F8R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F8R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F8R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F8R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F8R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F8R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F8R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F8R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F8R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F8R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F8R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F8R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F8R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F8R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F8R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F8R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F8R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F8R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F8R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F8R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F8R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F9R1 register *******************/
# define CAN_F9R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F9R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F9R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F9R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F9R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F9R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F9R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F9R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F9R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F9R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F9R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F9R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F9R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F9R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F9R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F9R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F9R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F9R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F9R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F9R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F9R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F9R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F9R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F9R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F9R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F9R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F9R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F9R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F9R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F9R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F9R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F9R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F10R1 register ******************/
# define CAN_F10R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F10R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F10R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F10R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F10R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F10R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F10R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F10R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F10R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F10R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F10R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F10R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F10R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F10R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F10R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F10R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F10R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F10R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F10R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F10R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F10R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F10R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F10R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F10R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F10R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F10R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F10R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F10R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F10R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F10R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F10R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F10R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F11R1 register ******************/
# define CAN_F11R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F11R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F11R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F11R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F11R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F11R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F11R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F11R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F11R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F11R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F11R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F11R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F11R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F11R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F11R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F11R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F11R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F11R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F11R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F11R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F11R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F11R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F11R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F11R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F11R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F11R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F11R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F11R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F11R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F11R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F11R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F11R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F12R1 register ******************/
# define CAN_F12R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F12R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F12R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F12R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F12R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F12R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F12R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F12R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F12R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F12R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F12R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F12R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F12R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F12R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F12R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F12R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F12R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F12R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F12R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F12R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F12R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F12R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F12R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F12R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F12R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F12R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F12R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F12R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F12R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F12R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F12R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F12R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F13R1 register ******************/
# define CAN_F13R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F13R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F13R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F13R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F13R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F13R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F13R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F13R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F13R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F13R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F13R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F13R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F13R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F13R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F13R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F13R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F13R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F13R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F13R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F13R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F13R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F13R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F13R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F13R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F13R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F13R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F13R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F13R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F13R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F13R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F13R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F13R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F0R2 register *******************/
# define CAN_F0R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F0R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F0R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F0R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F0R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F0R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F0R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F0R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F0R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F0R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F0R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F0R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F0R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F0R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F0R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F0R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F0R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F0R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F0R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F0R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F0R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F0R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F0R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F0R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F0R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F0R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F0R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F0R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F0R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F0R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F0R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F0R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F1R2 register *******************/
# define CAN_F1R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F1R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F1R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F1R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F1R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F1R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F1R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F1R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F1R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F1R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F1R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F1R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F1R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F1R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F1R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F1R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F1R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F1R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F1R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F1R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F1R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F1R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F1R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F1R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F1R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F1R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F1R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F1R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F1R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F1R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F1R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F1R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F2R2 register *******************/
# define CAN_F2R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F2R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F2R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F2R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F2R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F2R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F2R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F2R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F2R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F2R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F2R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F2R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F2R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F2R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F2R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F2R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F2R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F2R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F2R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F2R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F2R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F2R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F2R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F2R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F2R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F2R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F2R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F2R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F2R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F2R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F2R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F2R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F3R2 register *******************/
# define CAN_F3R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F3R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F3R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F3R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F3R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F3R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F3R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F3R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F3R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F3R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F3R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F3R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F3R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F3R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F3R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F3R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F3R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F3R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F3R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F3R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F3R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F3R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F3R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F3R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F3R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F3R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F3R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F3R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F3R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F3R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F3R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F3R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F4R2 register *******************/
# define CAN_F4R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F4R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F4R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F4R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F4R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F4R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F4R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F4R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F4R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F4R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F4R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F4R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F4R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F4R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F4R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F4R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F4R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F4R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F4R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F4R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F4R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F4R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F4R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F4R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F4R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F4R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F4R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F4R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F4R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F4R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F4R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F4R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F5R2 register *******************/
# define CAN_F5R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F5R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F5R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F5R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F5R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F5R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F5R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F5R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F5R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F5R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F5R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F5R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F5R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F5R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F5R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F5R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F5R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F5R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F5R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F5R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F5R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F5R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F5R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F5R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F5R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F5R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F5R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F5R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F5R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F5R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F5R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F5R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F6R2 register *******************/
# define CAN_F6R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F6R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F6R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F6R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F6R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F6R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F6R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F6R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F6R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F6R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F6R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F6R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F6R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F6R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F6R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F6R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F6R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F6R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F6R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F6R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F6R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F6R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F6R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F6R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F6R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F6R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F6R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F6R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F6R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F6R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F6R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F6R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F7R2 register *******************/
# define CAN_F7R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F7R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F7R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F7R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F7R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F7R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F7R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F7R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F7R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F7R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F7R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F7R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F7R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F7R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F7R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F7R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F7R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F7R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F7R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F7R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F7R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F7R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F7R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F7R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F7R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F7R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F7R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F7R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F7R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F7R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F7R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F7R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F8R2 register *******************/
# define CAN_F8R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F8R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F8R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F8R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F8R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F8R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F8R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F8R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F8R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F8R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F8R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F8R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F8R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F8R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F8R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F8R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F8R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F8R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F8R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F8R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F8R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F8R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F8R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F8R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F8R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F8R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F8R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F8R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F8R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F8R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F8R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F8R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F9R2 register *******************/
# define CAN_F9R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F9R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F9R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F9R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F9R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F9R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F9R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F9R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F9R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F9R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F9R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F9R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F9R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F9R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F9R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F9R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F9R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F9R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F9R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F9R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F9R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F9R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F9R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F9R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F9R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F9R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F9R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F9R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F9R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F9R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F9R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F9R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F10R2 register ******************/
# define CAN_F10R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F10R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F10R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F10R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F10R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F10R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F10R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F10R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F10R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F10R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F10R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F10R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F10R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F10R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F10R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F10R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F10R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F10R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F10R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F10R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F10R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F10R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F10R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F10R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F10R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F10R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F10R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F10R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F10R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F10R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F10R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F10R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F11R2 register ******************/
# define CAN_F11R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F11R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F11R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F11R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F11R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F11R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F11R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F11R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F11R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F11R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F11R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F11R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F11R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F11R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F11R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F11R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F11R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F11R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F11R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F11R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F11R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F11R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F11R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F11R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F11R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F11R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F11R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F11R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F11R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F11R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F11R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F11R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F12R2 register ******************/
# define CAN_F12R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F12R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F12R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F12R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F12R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F12R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F12R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F12R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F12R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F12R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F12R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F12R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F12R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F12R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F12R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F12R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F12R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F12R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F12R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F12R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F12R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F12R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F12R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F12R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F12R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F12R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F12R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F12R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F12R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F12R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F12R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F12R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F13R2 register ******************/
# define CAN_F13R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
# define CAN_F13R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
# define CAN_F13R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
# define CAN_F13R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
# define CAN_F13R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
# define CAN_F13R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
# define CAN_F13R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
# define CAN_F13R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
# define CAN_F13R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
# define CAN_F13R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
# define CAN_F13R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
# define CAN_F13R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
# define CAN_F13R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
# define CAN_F13R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
# define CAN_F13R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
# define CAN_F13R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
# define CAN_F13R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
# define CAN_F13R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
# define CAN_F13R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
# define CAN_F13R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
# define CAN_F13R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
# define CAN_F13R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
# define CAN_F13R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
# define CAN_F13R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
# define CAN_F13R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
# define CAN_F13R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
# define CAN_F13R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
# define CAN_F13R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
# define CAN_F13R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
# define CAN_F13R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
# define CAN_F13R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
# define CAN_F13R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************************************************************************/
/* */
/* CRC calculation unit (CRC) */
/* */
/******************************************************************************/
/******************* Bit definition for CRC_DR register *********************/
# define CRC_DR_DR ((uint32_t)0xFFFFFFFF) /*!< Data register bits */
/******************* Bit definition for CRC_IDR register ********************/
# define CRC_IDR_IDR ((uint8_t)0xFF) /*!< General-purpose 8-bit data register bits */
/******************** Bit definition for CRC_CR register ********************/
# define CRC_CR_RESET ((uint32_t)0x00000001) /*!< RESET the CRC computation unit bit */
# define CRC_CR_POLSIZE ((uint32_t)0x00000018) /*!< Polynomial size bits */
# define CRC_CR_POLSIZE_0 ((uint32_t)0x00000008) /*!< Polynomial size bit 0 */
# define CRC_CR_POLSIZE_1 ((uint32_t)0x00000010) /*!< Polynomial size bit 1 */
# define CRC_CR_REV_IN ((uint32_t)0x00000060) /*!< REV_IN Reverse Input Data bits */
# define CRC_CR_REV_IN_0 ((uint32_t)0x00000020) /*!< Bit 0 */
# define CRC_CR_REV_IN_1 ((uint32_t)0x00000040) /*!< Bit 1 */
# define CRC_CR_REV_OUT ((uint32_t)0x00000080) /*!< REV_OUT Reverse Output Data bits */
/******************* Bit definition for CRC_INIT register *******************/
# define CRC_INIT_INIT ((uint32_t)0xFFFFFFFF) /*!< Initial CRC value bits */
/******************* Bit definition for CRC_POL register ********************/
# define CRC_POL_POL ((uint32_t)0xFFFFFFFF) /*!< Coefficients of the polynomial */
/******************************************************************************/
/* */
/* Digital to Analog Converter (DAC) */
/* */
/******************************************************************************/
/******************** Bit definition for DAC_CR register ********************/
# define DAC_CR_EN1 ((uint32_t)0x00000001) /*!< DAC channel1 enable */
# define DAC_CR_BOFF1 ((uint32_t)0x00000002) /*!< DAC channel1 output buffer disable */
# define DAC_CR_TEN1 ((uint32_t)0x00000004) /*!< DAC channel1 Trigger enable */
# define DAC_CR_TSEL1 ((uint32_t)0x00000038) /*!< TSEL1[2:0] (DAC channel1 Trigger selection) */
# define DAC_CR_TSEL1_0 ((uint32_t)0x00000008) /*!< Bit 0 */
# define DAC_CR_TSEL1_1 ((uint32_t)0x00000010) /*!< Bit 1 */
# define DAC_CR_TSEL1_2 ((uint32_t)0x00000020) /*!< Bit 2 */
# define DAC_CR_WAVE1 ((uint32_t)0x000000C0) /*!< WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
# define DAC_CR_WAVE1_0 ((uint32_t)0x00000040) /*!< Bit 0 */
# define DAC_CR_WAVE1_1 ((uint32_t)0x00000080) /*!< Bit 1 */
# define DAC_CR_MAMP1 ((uint32_t)0x00000F00) /*!< MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
# define DAC_CR_MAMP1_0 ((uint32_t)0x00000100) /*!< Bit 0 */
# define DAC_CR_MAMP1_1 ((uint32_t)0x00000200) /*!< Bit 1 */
# define DAC_CR_MAMP1_2 ((uint32_t)0x00000400) /*!< Bit 2 */
# define DAC_CR_MAMP1_3 ((uint32_t)0x00000800) /*!< Bit 3 */
# define DAC_CR_DMAEN1 ((uint32_t)0x00001000) /*!< DAC channel1 DMA enable */
# define DAC_CR_EN2 ((uint32_t)0x00010000) /*!< DAC channel2 enable */
# define DAC_CR_BOFF2 ((uint32_t)0x00020000) /*!< DAC channel2 output buffer disable */
# define DAC_CR_TEN2 ((uint32_t)0x00040000) /*!< DAC channel2 Trigger enable */
# define DAC_CR_TSEL2 ((uint32_t)0x00380000) /*!< TSEL2[2:0] (DAC channel2 Trigger selection) */
# define DAC_CR_TSEL2_0 ((uint32_t)0x00080000) /*!< Bit 0 */
# define DAC_CR_TSEL2_1 ((uint32_t)0x00100000) /*!< Bit 1 */
# define DAC_CR_TSEL2_2 ((uint32_t)0x00200000) /*!< Bit 2 */
# define DAC_CR_WAVE2 ((uint32_t)0x00C00000) /*!< WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
# define DAC_CR_WAVE2_0 ((uint32_t)0x00400000) /*!< Bit 0 */
# define DAC_CR_WAVE2_1 ((uint32_t)0x00800000) /*!< Bit 1 */
# define DAC_CR_MAMP2 ((uint32_t)0x0F000000) /*!< MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
# define DAC_CR_MAMP2_0 ((uint32_t)0x01000000) /*!< Bit 0 */
# define DAC_CR_MAMP2_1 ((uint32_t)0x02000000) /*!< Bit 1 */
# define DAC_CR_MAMP2_2 ((uint32_t)0x04000000) /*!< Bit 2 */
# define DAC_CR_MAMP2_3 ((uint32_t)0x08000000) /*!< Bit 3 */
# define DAC_CR_DMAEN2 ((uint32_t)0x10000000) /*!< DAC channel2 DMA enabled */
/***************** Bit definition for DAC_SWTRIGR register ******************/
# define DAC_SWTRIGR_SWTRIG1 ((uint8_t)0x01) /*!< DAC channel1 software trigger */
# define DAC_SWTRIGR_SWTRIG2 ((uint8_t)0x02) /*!< DAC channel2 software trigger */
/***************** Bit definition for DAC_DHR12R1 register ******************/
# define DAC_DHR12R1_DACC1DHR ((uint16_t)0x0FFF) /*!< DAC channel1 12-bit Right aligned data */
/***************** Bit definition for DAC_DHR12L1 register ******************/
# define DAC_DHR12L1_DACC1DHR ((uint16_t)0xFFF0) /*!< DAC channel1 12-bit Left aligned data */
/****************** Bit definition for DAC_DHR8R1 register ******************/
# define DAC_DHR8R1_DACC1DHR ((uint8_t)0xFF) /*!< DAC channel1 8-bit Right aligned data */
/***************** Bit definition for DAC_DHR12R2 register ******************/
# define DAC_DHR12R2_DACC2DHR ((uint16_t)0x0FFF) /*!< DAC channel2 12-bit Right aligned data */
/***************** Bit definition for DAC_DHR12L2 register ******************/
# define DAC_DHR12L2_DACC2DHR ((uint16_t)0xFFF0) /*!< DAC channel2 12-bit Left aligned data */
/****************** Bit definition for DAC_DHR8R2 register ******************/
# define DAC_DHR8R2_DACC2DHR ((uint8_t)0xFF) /*!< DAC channel2 8-bit Right aligned data */
/***************** Bit definition for DAC_DHR12RD register ******************/
# define DAC_DHR12RD_DACC1DHR ((uint32_t)0x00000FFF) /*!< DAC channel1 12-bit Right aligned data */
# define DAC_DHR12RD_DACC2DHR ((uint32_t)0x0FFF0000) /*!< DAC channel2 12-bit Right aligned data */
/***************** Bit definition for DAC_DHR12LD register ******************/
# define DAC_DHR12LD_DACC1DHR ((uint32_t)0x0000FFF0) /*!< DAC channel1 12-bit Left aligned data */
# define DAC_DHR12LD_DACC2DHR ((uint32_t)0xFFF00000) /*!< DAC channel2 12-bit Left aligned data */
/****************** Bit definition for DAC_DHR8RD register ******************/
# define DAC_DHR8RD_DACC1DHR ((uint16_t)0x00FF) /*!< DAC channel1 8-bit Right aligned data */
# define DAC_DHR8RD_DACC2DHR ((uint16_t)0xFF00) /*!< DAC channel2 8-bit Right aligned data */
/******************* Bit definition for DAC_DOR1 register *******************/
# define DAC_DOR1_DACC1DOR ((uint16_t)0x0FFF) /*!< DAC channel1 data output */
/******************* Bit definition for DAC_DOR2 register *******************/
# define DAC_DOR2_DACC2DOR ((uint16_t)0x0FFF) /*!< DAC channel2 data output */
/******************** Bit definition for DAC_SR register ********************/
# define DAC_SR_DMAUDR1 ((uint32_t)0x00002000) /*!< DAC channel1 DMA underrun flag */
# define DAC_SR_DMAUDR2 ((uint32_t)0x20000000) /*!< DAC channel2 DMA underrun flag */
/******************************************************************************/
/* */
/* Debug MCU (DBGMCU) */
/* */
/******************************************************************************/
/******************** Bit definition for DBGMCU_IDCODE register *************/
# define DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF)
# define DBGMCU_IDCODE_REV_ID ((uint32_t)0xFFFF0000)
/******************** Bit definition for DBGMCU_CR register *****************/
# define DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001)
# define DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002)
# define DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004)
/******************** Bit definition for DBGMCU_APB1_FZ register ************/
# define DBGMCU_APB1_FZ_DBG_TIM2_STOP ((uint32_t)0x00000001)
# define DBGMCU_APB1_FZ_DBG_TIM3_STOP ((uint32_t)0x00000002)
# define DBGMCU_APB1_FZ_DBG_TIM4_STOP ((uint32_t)0x00000004)
# define DBGMCU_APB1_FZ_DBG_TIM5_STOP ((uint32_t)0x00000008)
# define DBGMCU_APB1_FZ_DBG_TIM6_STOP ((uint32_t)0x00000010)
# define DBGMCU_APB1_FZ_DBG_TIM7_STOP ((uint32_t)0x00000020)
# define DBGMCU_APB1_FZ_DBG_TIM12_STOP ((uint32_t)0x00000040)
# define DBGMCU_APB1_FZ_DBG_TIM13_STOP ((uint32_t)0x00000080)
# define DBGMCU_APB1_FZ_DBG_TIM14_STOP ((uint32_t)0x00000100)
# define DBGMCU_APB1_FZ_DBG_TIM18_STOP ((uint32_t)0x00000200)
# define DBGMCU_APB1_FZ_DBG_RTC_STOP ((uint32_t)0x00000400)
# define DBGMCU_APB1_FZ_DBG_WWDG_STOP ((uint32_t)0x00000800)
# define DBGMCU_APB1_FZ_DBG_IWDG_STOP ((uint32_t)0x00001000)
# define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00200000)
# define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00400000)
# define DBGMCU_APB1_FZ_DBG_CAN1_STOP ((uint32_t)0x02000000)
/******************** Bit definition for DBGMCU_APB2_FZ register ************/
# define DBGMCU_APB2_FZ_DBG_TIM15_STOP ((uint32_t)0x00000004)
# define DBGMCU_APB2_FZ_DBG_TIM16_STOP ((uint32_t)0x00000008)
# define DBGMCU_APB2_FZ_DBG_TIM17_STOP ((uint32_t)0x00000010)
# define DBGMCU_APB2_FZ_DBG_TIM19_STOP ((uint32_t)0x00000020)
/******************************************************************************/
/* */
/* DMA Controller (DMA) */
/* */
/******************************************************************************/
/******************* Bit definition for DMA_ISR register ********************/
# define DMA_ISR_GIF1 ((uint32_t)0x00000001) /*!< Channel 1 Global interrupt flag */
# define DMA_ISR_TCIF1 ((uint32_t)0x00000002) /*!< Channel 1 Transfer Complete flag */
# define DMA_ISR_HTIF1 ((uint32_t)0x00000004) /*!< Channel 1 Half Transfer flag */
# define DMA_ISR_TEIF1 ((uint32_t)0x00000008) /*!< Channel 1 Transfer Error flag */
# define DMA_ISR_GIF2 ((uint32_t)0x00000010) /*!< Channel 2 Global interrupt flag */
# define DMA_ISR_TCIF2 ((uint32_t)0x00000020) /*!< Channel 2 Transfer Complete flag */
# define DMA_ISR_HTIF2 ((uint32_t)0x00000040) /*!< Channel 2 Half Transfer flag */
# define DMA_ISR_TEIF2 ((uint32_t)0x00000080) /*!< Channel 2 Transfer Error flag */
# define DMA_ISR_GIF3 ((uint32_t)0x00000100) /*!< Channel 3 Global interrupt flag */
# define DMA_ISR_TCIF3 ((uint32_t)0x00000200) /*!< Channel 3 Transfer Complete flag */
# define DMA_ISR_HTIF3 ((uint32_t)0x00000400) /*!< Channel 3 Half Transfer flag */
# define DMA_ISR_TEIF3 ((uint32_t)0x00000800) /*!< Channel 3 Transfer Error flag */
# define DMA_ISR_GIF4 ((uint32_t)0x00001000) /*!< Channel 4 Global interrupt flag */
# define DMA_ISR_TCIF4 ((uint32_t)0x00002000) /*!< Channel 4 Transfer Complete flag */
# define DMA_ISR_HTIF4 ((uint32_t)0x00004000) /*!< Channel 4 Half Transfer flag */
# define DMA_ISR_TEIF4 ((uint32_t)0x00008000) /*!< Channel 4 Transfer Error flag */
# define DMA_ISR_GIF5 ((uint32_t)0x00010000) /*!< Channel 5 Global interrupt flag */
# define DMA_ISR_TCIF5 ((uint32_t)0x00020000) /*!< Channel 5 Transfer Complete flag */
# define DMA_ISR_HTIF5 ((uint32_t)0x00040000) /*!< Channel 5 Half Transfer flag */
# define DMA_ISR_TEIF5 ((uint32_t)0x00080000) /*!< Channel 5 Transfer Error flag */
# define DMA_ISR_GIF6 ((uint32_t)0x00100000) /*!< Channel 6 Global interrupt flag */
# define DMA_ISR_TCIF6 ((uint32_t)0x00200000) /*!< Channel 6 Transfer Complete flag */
# define DMA_ISR_HTIF6 ((uint32_t)0x00400000) /*!< Channel 6 Half Transfer flag */
# define DMA_ISR_TEIF6 ((uint32_t)0x00800000) /*!< Channel 6 Transfer Error flag */
# define DMA_ISR_GIF7 ((uint32_t)0x01000000) /*!< Channel 7 Global interrupt flag */
# define DMA_ISR_TCIF7 ((uint32_t)0x02000000) /*!< Channel 7 Transfer Complete flag */
# define DMA_ISR_HTIF7 ((uint32_t)0x04000000) /*!< Channel 7 Half Transfer flag */
# define DMA_ISR_TEIF7 ((uint32_t)0x08000000) /*!< Channel 7 Transfer Error flag */
/******************* Bit definition for DMA_IFCR register *******************/
# define DMA_IFCR_CGIF1 ((uint32_t)0x00000001) /*!< Channel 1 Global interrupt clear */
# define DMA_IFCR_CTCIF1 ((uint32_t)0x00000002) /*!< Channel 1 Transfer Complete clear */
# define DMA_IFCR_CHTIF1 ((uint32_t)0x00000004) /*!< Channel 1 Half Transfer clear */
# define DMA_IFCR_CTEIF1 ((uint32_t)0x00000008) /*!< Channel 1 Transfer Error clear */
# define DMA_IFCR_CGIF2 ((uint32_t)0x00000010) /*!< Channel 2 Global interrupt clear */
# define DMA_IFCR_CTCIF2 ((uint32_t)0x00000020) /*!< Channel 2 Transfer Complete clear */
# define DMA_IFCR_CHTIF2 ((uint32_t)0x00000040) /*!< Channel 2 Half Transfer clear */
# define DMA_IFCR_CTEIF2 ((uint32_t)0x00000080) /*!< Channel 2 Transfer Error clear */
# define DMA_IFCR_CGIF3 ((uint32_t)0x00000100) /*!< Channel 3 Global interrupt clear */
# define DMA_IFCR_CTCIF3 ((uint32_t)0x00000200) /*!< Channel 3 Transfer Complete clear */
# define DMA_IFCR_CHTIF3 ((uint32_t)0x00000400) /*!< Channel 3 Half Transfer clear */
# define DMA_IFCR_CTEIF3 ((uint32_t)0x00000800) /*!< Channel 3 Transfer Error clear */
# define DMA_IFCR_CGIF4 ((uint32_t)0x00001000) /*!< Channel 4 Global interrupt clear */
# define DMA_IFCR_CTCIF4 ((uint32_t)0x00002000) /*!< Channel 4 Transfer Complete clear */
# define DMA_IFCR_CHTIF4 ((uint32_t)0x00004000) /*!< Channel 4 Half Transfer clear */
# define DMA_IFCR_CTEIF4 ((uint32_t)0x00008000) /*!< Channel 4 Transfer Error clear */
# define DMA_IFCR_CGIF5 ((uint32_t)0x00010000) /*!< Channel 5 Global interrupt clear */
# define DMA_IFCR_CTCIF5 ((uint32_t)0x00020000) /*!< Channel 5 Transfer Complete clear */
# define DMA_IFCR_CHTIF5 ((uint32_t)0x00040000) /*!< Channel 5 Half Transfer clear */
# define DMA_IFCR_CTEIF5 ((uint32_t)0x00080000) /*!< Channel 5 Transfer Error clear */
# define DMA_IFCR_CGIF6 ((uint32_t)0x00100000) /*!< Channel 6 Global interrupt clear */
# define DMA_IFCR_CTCIF6 ((uint32_t)0x00200000) /*!< Channel 6 Transfer Complete clear */
# define DMA_IFCR_CHTIF6 ((uint32_t)0x00400000) /*!< Channel 6 Half Transfer clear */
# define DMA_IFCR_CTEIF6 ((uint32_t)0x00800000) /*!< Channel 6 Transfer Error clear */
# define DMA_IFCR_CGIF7 ((uint32_t)0x01000000) /*!< Channel 7 Global interrupt clear */
# define DMA_IFCR_CTCIF7 ((uint32_t)0x02000000) /*!< Channel 7 Transfer Complete clear */
# define DMA_IFCR_CHTIF7 ((uint32_t)0x04000000) /*!< Channel 7 Half Transfer clear */
# define DMA_IFCR_CTEIF7 ((uint32_t)0x08000000) /*!< Channel 7 Transfer Error clear */
/******************* Bit definition for DMA_CCR register ********************/
# define DMA_CCR_EN ((uint32_t)0x00000001) /*!< Channel enable */
# define DMA_CCR_TCIE ((uint32_t)0x00000002) /*!< Transfer complete interrupt enable */
# define DMA_CCR_HTIE ((uint32_t)0x00000004) /*!< Half Transfer interrupt enable */
# define DMA_CCR_TEIE ((uint32_t)0x00000008) /*!< Transfer error interrupt enable */
# define DMA_CCR_DIR ((uint32_t)0x00000010) /*!< Data transfer direction */
# define DMA_CCR_CIRC ((uint32_t)0x00000020) /*!< Circular mode */
# define DMA_CCR_PINC ((uint32_t)0x00000040) /*!< Peripheral increment mode */
# define DMA_CCR_MINC ((uint32_t)0x00000080) /*!< Memory increment mode */
# define DMA_CCR_PSIZE ((uint32_t)0x00000300) /*!< PSIZE[1:0] bits (Peripheral size) */
# define DMA_CCR_PSIZE_0 ((uint32_t)0x00000100) /*!< Bit 0 */
# define DMA_CCR_PSIZE_1 ((uint32_t)0x00000200) /*!< Bit 1 */
# define DMA_CCR_MSIZE ((uint32_t)0x00000C00) /*!< MSIZE[1:0] bits (Memory size) */
# define DMA_CCR_MSIZE_0 ((uint32_t)0x00000400) /*!< Bit 0 */
# define DMA_CCR_MSIZE_1 ((uint32_t)0x00000800) /*!< Bit 1 */
# define DMA_CCR_PL ((uint32_t)0x00003000) /*!< PL[1:0] bits(Channel Priority level)*/
# define DMA_CCR_PL_0 ((uint32_t)0x00001000) /*!< Bit 0 */
# define DMA_CCR_PL_1 ((uint32_t)0x00002000) /*!< Bit 1 */
# define DMA_CCR_MEM2MEM ((uint32_t)0x00004000) /*!< Memory to memory mode */
/****************** Bit definition for DMA_CNDTR register *******************/
# define DMA_CNDTR_NDT ((uint32_t)0x0000FFFF) /*!< Number of data to Transfer */
/****************** Bit definition for DMA_CPAR register ********************/
# define DMA_CPAR_PA ((uint32_t)0xFFFFFFFF) /*!< Peripheral Address */
/****************** Bit definition for DMA_CMAR register ********************/
# define DMA_CMAR_MA ((uint32_t)0xFFFFFFFF) /*!< Memory Address */
/******************************************************************************/
/* */
/* External Interrupt/Event Controller (EXTI) */
/* */
/******************************************************************************/
/******************* Bit definition for EXTI_IMR register *******************/
# define EXTI_IMR_MR0 ((uint32_t)0x00000001) /*!< Interrupt Mask on line 0 */
# define EXTI_IMR_MR1 ((uint32_t)0x00000002) /*!< Interrupt Mask on line 1 */
# define EXTI_IMR_MR2 ((uint32_t)0x00000004) /*!< Interrupt Mask on line 2 */
# define EXTI_IMR_MR3 ((uint32_t)0x00000008) /*!< Interrupt Mask on line 3 */
# define EXTI_IMR_MR4 ((uint32_t)0x00000010) /*!< Interrupt Mask on line 4 */
# define EXTI_IMR_MR5 ((uint32_t)0x00000020) /*!< Interrupt Mask on line 5 */
# define EXTI_IMR_MR6 ((uint32_t)0x00000040) /*!< Interrupt Mask on line 6 */
# define EXTI_IMR_MR7 ((uint32_t)0x00000080) /*!< Interrupt Mask on line 7 */
# define EXTI_IMR_MR8 ((uint32_t)0x00000100) /*!< Interrupt Mask on line 8 */
# define EXTI_IMR_MR9 ((uint32_t)0x00000200) /*!< Interrupt Mask on line 9 */
# define EXTI_IMR_MR10 ((uint32_t)0x00000400) /*!< Interrupt Mask on line 10 */
# define EXTI_IMR_MR11 ((uint32_t)0x00000800) /*!< Interrupt Mask on line 11 */
# define EXTI_IMR_MR12 ((uint32_t)0x00001000) /*!< Interrupt Mask on line 12 */
# define EXTI_IMR_MR13 ((uint32_t)0x00002000) /*!< Interrupt Mask on line 13 */
# define EXTI_IMR_MR14 ((uint32_t)0x00004000) /*!< Interrupt Mask on line 14 */
# define EXTI_IMR_MR15 ((uint32_t)0x00008000) /*!< Interrupt Mask on line 15 */
# define EXTI_IMR_MR16 ((uint32_t)0x00010000) /*!< Interrupt Mask on line 16 */
# define EXTI_IMR_MR17 ((uint32_t)0x00020000) /*!< Interrupt Mask on line 17 */
# define EXTI_IMR_MR18 ((uint32_t)0x00040000) /*!< Interrupt Mask on line 18 */
# define EXTI_IMR_MR19 ((uint32_t)0x00080000) /*!< Interrupt Mask on line 19 */
# define EXTI_IMR_MR20 ((uint32_t)0x00100000) /*!< Interrupt Mask on line 20 */
# define EXTI_IMR_MR21 ((uint32_t)0x00200000) /*!< Interrupt Mask on line 21 */
# define EXTI_IMR_MR22 ((uint32_t)0x00400000) /*!< Interrupt Mask on line 22 */
# define EXTI_IMR_MR23 ((uint32_t)0x00800000) /*!< Interrupt Mask on line 23 */
# define EXTI_IMR_MR24 ((uint32_t)0x01000000) /*!< Interrupt Mask on line 24 */
# define EXTI_IMR_MR25 ((uint32_t)0x02000000) /*!< Interrupt Mask on line 25 */
# define EXTI_IMR_MR26 ((uint32_t)0x04000000) /*!< Interrupt Mask on line 26 */
# define EXTI_IMR_MR27 ((uint32_t)0x08000000) /*!< Interrupt Mask on line 27 */
# define EXTI_IMR_MR28 ((uint32_t)0x10000000) /*!< Interrupt Mask on line 28 */
/******************* Bit definition for EXTI_EMR register *******************/
# define EXTI_EMR_MR0 ((uint32_t)0x00000001) /*!< Event Mask on line 0 */
# define EXTI_EMR_MR1 ((uint32_t)0x00000002) /*!< Event Mask on line 1 */
# define EXTI_EMR_MR2 ((uint32_t)0x00000004) /*!< Event Mask on line 2 */
# define EXTI_EMR_MR3 ((uint32_t)0x00000008) /*!< Event Mask on line 3 */
# define EXTI_EMR_MR4 ((uint32_t)0x00000010) /*!< Event Mask on line 4 */
# define EXTI_EMR_MR5 ((uint32_t)0x00000020) /*!< Event Mask on line 5 */
# define EXTI_EMR_MR6 ((uint32_t)0x00000040) /*!< Event Mask on line 6 */
# define EXTI_EMR_MR7 ((uint32_t)0x00000080) /*!< Event Mask on line 7 */
# define EXTI_EMR_MR8 ((uint32_t)0x00000100) /*!< Event Mask on line 8 */
# define EXTI_EMR_MR9 ((uint32_t)0x00000200) /*!< Event Mask on line 9 */
# define EXTI_EMR_MR10 ((uint32_t)0x00000400) /*!< Event Mask on line 10 */
# define EXTI_EMR_MR11 ((uint32_t)0x00000800) /*!< Event Mask on line 11 */
# define EXTI_EMR_MR12 ((uint32_t)0x00001000) /*!< Event Mask on line 12 */
# define EXTI_EMR_MR13 ((uint32_t)0x00002000) /*!< Event Mask on line 13 */
# define EXTI_EMR_MR14 ((uint32_t)0x00004000) /*!< Event Mask on line 14 */
# define EXTI_EMR_MR15 ((uint32_t)0x00008000) /*!< Event Mask on line 15 */
# define EXTI_EMR_MR16 ((uint32_t)0x00010000) /*!< Event Mask on line 16 */
# define EXTI_EMR_MR17 ((uint32_t)0x00020000) /*!< Event Mask on line 17 */
# define EXTI_EMR_MR18 ((uint32_t)0x00040000) /*!< Event Mask on line 18 */
# define EXTI_EMR_MR19 ((uint32_t)0x00080000) /*!< Event Mask on line 19 */
# define EXTI_EMR_MR20 ((uint32_t)0x00100000) /*!< Event Mask on line 20 */
# define EXTI_EMR_MR21 ((uint32_t)0x00200000) /*!< Event Mask on line 21 */
# define EXTI_EMR_MR22 ((uint32_t)0x00400000) /*!< Event Mask on line 22 */
# define EXTI_EMR_MR23 ((uint32_t)0x00800000) /*!< Event Mask on line 23 */
# define EXTI_EMR_MR24 ((uint32_t)0x01000000) /*!< Event Mask on line 24 */
# define EXTI_EMR_MR25 ((uint32_t)0x02000000) /*!< Event Mask on line 25 */
# define EXTI_EMR_MR26 ((uint32_t)0x04000000) /*!< Event Mask on line 26 */
# define EXTI_EMR_MR27 ((uint32_t)0x08000000) /*!< Event Mask on line 27 */
# define EXTI_EMR_MR28 ((uint32_t)0x10000000) /*!< Event Mask on line 28 */
/****************** Bit definition for EXTI_RTSR register *******************/
# define EXTI_RTSR_TR0 ((uint32_t)0x00000001) /*!< Rising trigger event configuration bit of line 0 */
# define EXTI_RTSR_TR1 ((uint32_t)0x00000002) /*!< Rising trigger event configuration bit of line 1 */
# define EXTI_RTSR_TR2 ((uint32_t)0x00000004) /*!< Rising trigger event configuration bit of line 2 */
# define EXTI_RTSR_TR3 ((uint32_t)0x00000008) /*!< Rising trigger event configuration bit of line 3 */
# define EXTI_RTSR_TR4 ((uint32_t)0x00000010) /*!< Rising trigger event configuration bit of line 4 */
# define EXTI_RTSR_TR5 ((uint32_t)0x00000020) /*!< Rising trigger event configuration bit of line 5 */
# define EXTI_RTSR_TR6 ((uint32_t)0x00000040) /*!< Rising trigger event configuration bit of line 6 */
# define EXTI_RTSR_TR7 ((uint32_t)0x00000080) /*!< Rising trigger event configuration bit of line 7 */
# define EXTI_RTSR_TR8 ((uint32_t)0x00000100) /*!< Rising trigger event configuration bit of line 8 */
# define EXTI_RTSR_TR9 ((uint32_t)0x00000200) /*!< Rising trigger event configuration bit of line 9 */
# define EXTI_RTSR_TR10 ((uint32_t)0x00000400) /*!< Rising trigger event configuration bit of line 10 */
# define EXTI_RTSR_TR11 ((uint32_t)0x00000800) /*!< Rising trigger event configuration bit of line 11 */
# define EXTI_RTSR_TR12 ((uint32_t)0x00001000) /*!< Rising trigger event configuration bit of line 12 */
# define EXTI_RTSR_TR13 ((uint32_t)0x00002000) /*!< Rising trigger event configuration bit of line 13 */
# define EXTI_RTSR_TR14 ((uint32_t)0x00004000) /*!< Rising trigger event configuration bit of line 14 */
# define EXTI_RTSR_TR15 ((uint32_t)0x00008000) /*!< Rising trigger event configuration bit of line 15 */
# define EXTI_RTSR_TR16 ((uint32_t)0x00010000) /*!< Rising trigger event configuration bit of line 16 */
# define EXTI_RTSR_TR17 ((uint32_t)0x00020000) /*!< Rising trigger event configuration bit of line 17 */
# define EXTI_RTSR_TR18 ((uint32_t)0x00040000) /*!< Rising trigger event configuration bit of line 18 */
# define EXTI_RTSR_TR19 ((uint32_t)0x00080000) /*!< Rising trigger event configuration bit of line 19 */
# define EXTI_RTSR_TR20 ((uint32_t)0x00100000) /*!< Rising trigger event configuration bit of line 20 */
# define EXTI_RTSR_TR21 ((uint32_t)0x00200000) /*!< Rising trigger event configuration bit of line 21 */
# define EXTI_RTSR_TR22 ((uint32_t)0x00400000) /*!< Rising trigger event configuration bit of line 22 */
# define EXTI_RTSR_TR23 ((uint32_t)0x00800000) /*!< Rising trigger event configuration bit of line 23 */
# define EXTI_RTSR_TR24 ((uint32_t)0x01000000) /*!< Rising trigger event configuration bit of line 24 */
# define EXTI_RTSR_TR25 ((uint32_t)0x02000000) /*!< Rising trigger event configuration bit of line 25 */
# define EXTI_RTSR_TR26 ((uint32_t)0x04000000) /*!< Rising trigger event configuration bit of line 26 */
# define EXTI_RTSR_TR27 ((uint32_t)0x08000000) /*!< Rising trigger event configuration bit of line 27 */
# define EXTI_RTSR_TR28 ((uint32_t)0x10000000) /*!< Rising trigger event configuration bit of line 28 */
/****************** Bit definition for EXTI_FTSR register *******************/
# define EXTI_FTSR_TR0 ((uint32_t)0x00000001) /*!< Falling trigger event configuration bit of line 0 */
# define EXTI_FTSR_TR1 ((uint32_t)0x00000002) /*!< Falling trigger event configuration bit of line 1 */
# define EXTI_FTSR_TR2 ((uint32_t)0x00000004) /*!< Falling trigger event configuration bit of line 2 */
# define EXTI_FTSR_TR3 ((uint32_t)0x00000008) /*!< Falling trigger event configuration bit of line 3 */
# define EXTI_FTSR_TR4 ((uint32_t)0x00000010) /*!< Falling trigger event configuration bit of line 4 */
# define EXTI_FTSR_TR5 ((uint32_t)0x00000020) /*!< Falling trigger event configuration bit of line 5 */
# define EXTI_FTSR_TR6 ((uint32_t)0x00000040) /*!< Falling trigger event configuration bit of line 6 */
# define EXTI_FTSR_TR7 ((uint32_t)0x00000080) /*!< Falling trigger event configuration bit of line 7 */
# define EXTI_FTSR_TR8 ((uint32_t)0x00000100) /*!< Falling trigger event configuration bit of line 8 */
# define EXTI_FTSR_TR9 ((uint32_t)0x00000200) /*!< Falling trigger event configuration bit of line 9 */
# define EXTI_FTSR_TR10 ((uint32_t)0x00000400) /*!< Falling trigger event configuration bit of line 10 */
# define EXTI_FTSR_TR11 ((uint32_t)0x00000800) /*!< Falling trigger event configuration bit of line 11 */
# define EXTI_FTSR_TR12 ((uint32_t)0x00001000) /*!< Falling trigger event configuration bit of line 12 */
# define EXTI_FTSR_TR13 ((uint32_t)0x00002000) /*!< Falling trigger event configuration bit of line 13 */
# define EXTI_FTSR_TR14 ((uint32_t)0x00004000) /*!< Falling trigger event configuration bit of line 14 */
# define EXTI_FTSR_TR15 ((uint32_t)0x00008000) /*!< Falling trigger event configuration bit of line 15 */
# define EXTI_FTSR_TR16 ((uint32_t)0x00010000) /*!< Falling trigger event configuration bit of line 16 */
# define EXTI_FTSR_TR17 ((uint32_t)0x00020000) /*!< Falling trigger event configuration bit of line 17 */
# define EXTI_FTSR_TR18 ((uint32_t)0x00040000) /*!< Falling trigger event configuration bit of line 18 */
# define EXTI_FTSR_TR19 ((uint32_t)0x00080000) /*!< Falling trigger event configuration bit of line 19 */
# define EXTI_FTSR_TR20 ((uint32_t)0x00100000) /*!< Falling trigger event configuration bit of line 20 */
# define EXTI_FTSR_TR21 ((uint32_t)0x00200000) /*!< Falling trigger event configuration bit of line 21 */
# define EXTI_FTSR_TR22 ((uint32_t)0x00400000) /*!< Falling trigger event configuration bit of line 22 */
# define EXTI_FTSR_TR23 ((uint32_t)0x00800000) /*!< Falling trigger event configuration bit of line 23 */
# define EXTI_FTSR_TR24 ((uint32_t)0x01000000) /*!< Falling trigger event configuration bit of line 24 */
# define EXTI_FTSR_TR25 ((uint32_t)0x02000000) /*!< Falling trigger event configuration bit of line 25 */
# define EXTI_FTSR_TR26 ((uint32_t)0x04000000) /*!< Falling trigger event configuration bit of line 26 */
# define EXTI_FTSR_TR27 ((uint32_t)0x08000000) /*!< Falling trigger event configuration bit of line 27 */
# define EXTI_FTSR_TR28 ((uint32_t)0x10000000) /*!< Falling trigger event configuration bit of line 28 */
/****************** Bit definition for EXTI_SWIER register ******************/
# define EXTI_SWIER_SWIER0 ((uint32_t)0x00000001) /*!< Software Interrupt on line 0 */
# define EXTI_SWIER_SWIER1 ((uint32_t)0x00000002) /*!< Software Interrupt on line 1 */
# define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004) /*!< Software Interrupt on line 2 */
# define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008) /*!< Software Interrupt on line 3 */
# define EXTI_SWIER_SWIER4 ((uint32_t)0x00000010) /*!< Software Interrupt on line 4 */
# define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020) /*!< Software Interrupt on line 5 */
# define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040) /*!< Software Interrupt on line 6 */
# define EXTI_SWIER_SWIER7 ((uint32_t)0x00000080) /*!< Software Interrupt on line 7 */
# define EXTI_SWIER_SWIER8 ((uint32_t)0x00000100) /*!< Software Interrupt on line 8 */
# define EXTI_SWIER_SWIER9 ((uint32_t)0x00000200) /*!< Software Interrupt on line 9 */
# define EXTI_SWIER_SWIER10 ((uint32_t)0x00000400) /*!< Software Interrupt on line 10 */
# define EXTI_SWIER_SWIER11 ((uint32_t)0x00000800) /*!< Software Interrupt on line 11 */
# define EXTI_SWIER_SWIER12 ((uint32_t)0x00001000) /*!< Software Interrupt on line 12 */
# define EXTI_SWIER_SWIER13 ((uint32_t)0x00002000) /*!< Software Interrupt on line 13 */
# define EXTI_SWIER_SWIER14 ((uint32_t)0x00004000) /*!< Software Interrupt on line 14 */
# define EXTI_SWIER_SWIER15 ((uint32_t)0x00008000) /*!< Software Interrupt on line 15 */
# define EXTI_SWIER_SWIER16 ((uint32_t)0x00010000) /*!< Software Interrupt on line 16 */
# define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000) /*!< Software Interrupt on line 17 */
# define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000) /*!< Software Interrupt on line 18 */
# define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000) /*!< Software Interrupt on line 19 */
# define EXTI_SWIER_SWIER20 ((uint32_t)0x00100000) /*!< Software Interrupt on line 20 */
# define EXTI_SWIER_SWIER21 ((uint32_t)0x00200000) /*!< Software Interrupt on line 21 */
# define EXTI_SWIER_SWIER22 ((uint32_t)0x00400000) /*!< Software Interrupt on line 22 */
# define EXTI_SWIER_SWIER23 ((uint32_t)0x00800000) /*!< Software Interrupt on line 23 */
# define EXTI_SWIER_SWIER24 ((uint32_t)0x01000000) /*!< Software Interrupt on line 24 */
# define EXTI_SWIER_SWIER25 ((uint32_t)0x02000000) /*!< Software Interrupt on line 25 */
# define EXTI_SWIER_SWIER26 ((uint32_t)0x04000000) /*!< Software Interrupt on line 26 */
# define EXTI_SWIER_SWIER27 ((uint32_t)0x08000000) /*!< Software Interrupt on line 27 */
# define EXTI_SWIER_SWIER28 ((uint32_t)0x10000000) /*!< Software Interrupt on line 28 */
/******************* Bit definition for EXTI_PR register ********************/
# define EXTI_PR_PR0 ((uint32_t)0x00000001) /*!< Pending bit for line 0 */
# define EXTI_PR_PR1 ((uint32_t)0x00000002) /*!< Pending bit for line 1 */
# define EXTI_PR_PR2 ((uint32_t)0x00000004) /*!< Pending bit for line 2 */
# define EXTI_PR_PR3 ((uint32_t)0x00000008) /*!< Pending bit for line 3 */
# define EXTI_PR_PR4 ((uint32_t)0x00000010) /*!< Pending bit for line 4 */
# define EXTI_PR_PR5 ((uint32_t)0x00000020) /*!< Pending bit for line 5 */
# define EXTI_PR_PR6 ((uint32_t)0x00000040) /*!< Pending bit for line 6 */
# define EXTI_PR_PR7 ((uint32_t)0x00000080) /*!< Pending bit for line 7 */
# define EXTI_PR_PR8 ((uint32_t)0x00000100) /*!< Pending bit for line 8 */
# define EXTI_PR_PR9 ((uint32_t)0x00000200) /*!< Pending bit for line 9 */
# define EXTI_PR_PR10 ((uint32_t)0x00000400) /*!< Pending bit for line 10 */
# define EXTI_PR_PR11 ((uint32_t)0x00000800) /*!< Pending bit for line 11 */
# define EXTI_PR_PR12 ((uint32_t)0x00001000) /*!< Pending bit for line 12 */
# define EXTI_PR_PR13 ((uint32_t)0x00002000) /*!< Pending bit for line 13 */
# define EXTI_PR_PR14 ((uint32_t)0x00004000) /*!< Pending bit for line 14 */
# define EXTI_PR_PR15 ((uint32_t)0x00008000) /*!< Pending bit for line 15 */
# define EXTI_PR_PR16 ((uint32_t)0x00010000) /*!< Pending bit for line 16 */
# define EXTI_PR_PR17 ((uint32_t)0x00020000) /*!< Pending bit for line 17 */
# define EXTI_PR_PR18 ((uint32_t)0x00040000) /*!< Pending bit for line 18 */
# define EXTI_PR_PR19 ((uint32_t)0x00080000) /*!< Pending bit for line 19 */
# define EXTI_PR_PR20 ((uint32_t)0x00100000) /*!< Pending bit for line 20 */
# define EXTI_PR_PR21 ((uint32_t)0x00200000) /*!< Pending bit for line 21 */
# define EXTI_PR_PR22 ((uint32_t)0x00400000) /*!< Pending bit for line 22 */
# define EXTI_PR_PR23 ((uint32_t)0x00800000) /*!< Pending bit for line 23 */
# define EXTI_PR_PR24 ((uint32_t)0x01000000) /*!< Pending bit for line 24 */
# define EXTI_PR_PR25 ((uint32_t)0x02000000) /*!< Pending bit for line 25 */
# define EXTI_PR_PR26 ((uint32_t)0x04000000) /*!< Pending bit for line 26 */
# define EXTI_PR_PR27 ((uint32_t)0x08000000) /*!< Pending bit for line 27 */
# define EXTI_PR_PR28 ((uint32_t)0x10000000) /*!< Pending bit for line 28 */
/******************************************************************************/
/* */
/* FLASH */
/* */
/******************************************************************************/
/******************* Bit definition for FLASH_ACR register ******************/
# define FLASH_ACR_LATENCY ((uint8_t)0x03) /*!< LATENCY[2:0] bits (Latency) */
# define FLASH_ACR_LATENCY_0 ((uint8_t)0x01) /*!< Bit 0 */
# define FLASH_ACR_LATENCY_1 ((uint8_t)0x02) /*!< Bit 1 */
# define FLASH_ACR_HLFCYA ((uint8_t)0x08) /*!< Flash Half Cycle Access Enable */
# define FLASH_ACR_PRFTBE ((uint8_t)0x10) /*!< Prefetch Buffer Enable */
# define FLASH_ACR_PRFTBS ((uint8_t)0x20)
/****************** Bit definition for FLASH_KEYR register ******************/
# define FLASH_KEYR_FKEYR ((uint32_t)0xFFFFFFFF) /*!< FPEC Key */
/***************** Bit definition for FLASH_OPTKEYR register ****************/
# define FLASH_OPTKEYR_OPTKEYR ((uint32_t)0xFFFFFFFF) /*!< Option Byte Key */
/****************** Bit definition for FLASH_SR register *******************/
# define FLASH_SR_BSY ((uint32_t)0x00000001) /*!< Busy */
# define FLASH_SR_PGERR ((uint32_t)0x00000004) /*!< Programming Error */
# define FLASH_SR_WRPERR ((uint32_t)0x00000010) /*!< Write Protection Error */
# define FLASH_SR_EOP ((uint32_t)0x00000020) /*!< End of operation */
/******************* Bit definition for FLASH_CR register *******************/
# define FLASH_CR_PG ((uint32_t)0x00000001) /*!< Programming */
# define FLASH_CR_PER ((uint32_t)0x00000002) /*!< Page Erase */
# define FLASH_CR_MER ((uint32_t)0x00000004) /*!< Mass Erase */
# define FLASH_CR_OPTPG ((uint32_t)0x00000010) /*!< Option Byte Programming */
# define FLASH_CR_OPTER ((uint32_t)0x00000020) /*!< Option Byte Erase */
# define FLASH_CR_STRT ((uint32_t)0x00000040) /*!< Start */
# define FLASH_CR_LOCK ((uint32_t)0x00000080) /*!< Lock */
# define FLASH_CR_OPTWRE ((uint32_t)0x00000200) /*!< Option Bytes Write Enable */
# define FLASH_CR_ERRIE ((uint32_t)0x00000400) /*!< Error Interrupt Enable */
# define FLASH_CR_EOPIE ((uint32_t)0x00001000) /*!< End of operation interrupt enable */
# define FLASH_CR_OBL_LAUNCH ((uint32_t)0x00002000) /*!< OptionBytes Loader Launch */
/******************* Bit definition for FLASH_AR register *******************/
# define FLASH_AR_FAR ((uint32_t)0xFFFFFFFF) /*!< Flash Address */
/****************** Bit definition for FLASH_OBR register *******************/
# define FLASH_OBR_OPTERR ((uint32_t)0x00000001) /*!< Option Byte Error */
# define FLASH_OBR_RDPRT1 ((uint32_t)0x00000002) /*!< Read protection Level 1 */
# define FLASH_OBR_RDPRT2 ((uint32_t)0x00000004) /*!< Read protection Level 2 */
# define FLASH_OBR_USER ((uint32_t)0x00003700) /*!< User Option Bytes */
# define FLASH_OBR_IWDG_SW ((uint32_t)0x00000100) /*!< IWDG SW */
# define FLASH_OBR_nRST_STOP ((uint32_t)0x00000200) /*!< nRST_STOP */
# define FLASH_OBR_nRST_STDBY ((uint32_t)0x00000400) /*!< nRST_STDBY */
/****************** Bit definition for FLASH_WRPR register ******************/
# define FLASH_WRPR_WRP ((uint32_t)0xFFFFFFFF) /*!< Write Protect */
/*----------------------------------------------------------------------------*/
/****************** Bit definition for OB_RDP register **********************/
# define OB_RDP_RDP ((uint32_t)0x000000FF) /*!< Read protection option byte */
# define OB_RDP_nRDP ((uint32_t)0x0000FF00) /*!< Read protection complemented option byte */
/****************** Bit definition for OB_USER register *********************/
# define OB_USER_USER ((uint32_t)0x00FF0000) /*!< User option byte */
# define OB_USER_nUSER ((uint32_t)0xFF000000) /*!< User complemented option byte */
/****************** Bit definition for FLASH_WRP0 register ******************/
# define OB_WRP0_WRP0 ((uint32_t)0x000000FF) /*!< Flash memory write protection option bytes */
# define OB_WRP0_nWRP0 ((uint32_t)0x0000FF00) /*!< Flash memory write protection complemented option bytes */
/****************** Bit definition for FLASH_WRP1 register ******************/
# define OB_WRP1_WRP1 ((uint32_t)0x00FF0000) /*!< Flash memory write protection option bytes */
# define OB_WRP1_nWRP1 ((uint32_t)0xFF000000) /*!< Flash memory write protection complemented option bytes */
/****************** Bit definition for FLASH_WRP2 register ******************/
# define OB_WRP2_WRP2 ((uint32_t)0x000000FF) /*!< Flash memory write protection option bytes */
# define OB_WRP2_nWRP2 ((uint32_t)0x0000FF00) /*!< Flash memory write protection complemented option bytes */
/****************** Bit definition for FLASH_WRP3 register ******************/
# define OB_WRP3_WRP3 ((uint32_t)0x00FF0000) /*!< Flash memory write protection option bytes */
# define OB_WRP3_nWRP3 ((uint32_t)0xFF000000) /*!< Flash memory write protection complemented option bytes */
/******************************************************************************/
/* */
/* General Purpose I/O (GPIO) */
/* */
/******************************************************************************/
/******************* Bit definition for GPIO_MODER register *****************/
# define GPIO_MODER_MODER0 ((uint32_t)0x00000003)
# define GPIO_MODER_MODER0_0 ((uint32_t)0x00000001)
# define GPIO_MODER_MODER0_1 ((uint32_t)0x00000002)
# define GPIO_MODER_MODER1 ((uint32_t)0x0000000C)
# define GPIO_MODER_MODER1_0 ((uint32_t)0x00000004)
# define GPIO_MODER_MODER1_1 ((uint32_t)0x00000008)
# define GPIO_MODER_MODER2 ((uint32_t)0x00000030)
# define GPIO_MODER_MODER2_0 ((uint32_t)0x00000010)
# define GPIO_MODER_MODER2_1 ((uint32_t)0x00000020)
# define GPIO_MODER_MODER3 ((uint32_t)0x000000C0)
# define GPIO_MODER_MODER3_0 ((uint32_t)0x00000040)
# define GPIO_MODER_MODER3_1 ((uint32_t)0x00000080)
# define GPIO_MODER_MODER4 ((uint32_t)0x00000300)
# define GPIO_MODER_MODER4_0 ((uint32_t)0x00000100)
# define GPIO_MODER_MODER4_1 ((uint32_t)0x00000200)
# define GPIO_MODER_MODER5 ((uint32_t)0x00000C00)
# define GPIO_MODER_MODER5_0 ((uint32_t)0x00000400)
# define GPIO_MODER_MODER5_1 ((uint32_t)0x00000800)
# define GPIO_MODER_MODER6 ((uint32_t)0x00003000)
# define GPIO_MODER_MODER6_0 ((uint32_t)0x00001000)
# define GPIO_MODER_MODER6_1 ((uint32_t)0x00002000)
# define GPIO_MODER_MODER7 ((uint32_t)0x0000C000)
# define GPIO_MODER_MODER7_0 ((uint32_t)0x00004000)
# define GPIO_MODER_MODER7_1 ((uint32_t)0x00008000)
# define GPIO_MODER_MODER8 ((uint32_t)0x00030000)
# define GPIO_MODER_MODER8_0 ((uint32_t)0x00010000)
# define GPIO_MODER_MODER8_1 ((uint32_t)0x00020000)
# define GPIO_MODER_MODER9 ((uint32_t)0x000C0000)
# define GPIO_MODER_MODER9_0 ((uint32_t)0x00040000)
# define GPIO_MODER_MODER9_1 ((uint32_t)0x00080000)
# define GPIO_MODER_MODER10 ((uint32_t)0x00300000)
# define GPIO_MODER_MODER10_0 ((uint32_t)0x00100000)
# define GPIO_MODER_MODER10_1 ((uint32_t)0x00200000)
# define GPIO_MODER_MODER11 ((uint32_t)0x00C00000)
# define GPIO_MODER_MODER11_0 ((uint32_t)0x00400000)
# define GPIO_MODER_MODER11_1 ((uint32_t)0x00800000)
# define GPIO_MODER_MODER12 ((uint32_t)0x03000000)
# define GPIO_MODER_MODER12_0 ((uint32_t)0x01000000)
# define GPIO_MODER_MODER12_1 ((uint32_t)0x02000000)
# define GPIO_MODER_MODER13 ((uint32_t)0x0C000000)
# define GPIO_MODER_MODER13_0 ((uint32_t)0x04000000)
# define GPIO_MODER_MODER13_1 ((uint32_t)0x08000000)
# define GPIO_MODER_MODER14 ((uint32_t)0x30000000)
# define GPIO_MODER_MODER14_0 ((uint32_t)0x10000000)
# define GPIO_MODER_MODER14_1 ((uint32_t)0x20000000)
# define GPIO_MODER_MODER15 ((uint32_t)0xC0000000)
# define GPIO_MODER_MODER15_0 ((uint32_t)0x40000000)
# define GPIO_MODER_MODER15_1 ((uint32_t)0x80000000)
/****************** Bit definition for GPIO_OTYPER register *****************/
# define GPIO_OTYPER_OT_0 ((uint32_t)0x00000001)
# define GPIO_OTYPER_OT_1 ((uint32_t)0x00000002)
# define GPIO_OTYPER_OT_2 ((uint32_t)0x00000004)
# define GPIO_OTYPER_OT_3 ((uint32_t)0x00000008)
# define GPIO_OTYPER_OT_4 ((uint32_t)0x00000010)
# define GPIO_OTYPER_OT_5 ((uint32_t)0x00000020)
# define GPIO_OTYPER_OT_6 ((uint32_t)0x00000040)
# define GPIO_OTYPER_OT_7 ((uint32_t)0x00000080)
# define GPIO_OTYPER_OT_8 ((uint32_t)0x00000100)
# define GPIO_OTYPER_OT_9 ((uint32_t)0x00000200)
# define GPIO_OTYPER_OT_10 ((uint32_t)0x00000400)
# define GPIO_OTYPER_OT_11 ((uint32_t)0x00000800)
# define GPIO_OTYPER_OT_12 ((uint32_t)0x00001000)
# define GPIO_OTYPER_OT_13 ((uint32_t)0x00002000)
# define GPIO_OTYPER_OT_14 ((uint32_t)0x00004000)
# define GPIO_OTYPER_OT_15 ((uint32_t)0x00008000)
/**************** Bit definition for GPIO_OSPEEDR register ******************/
# define GPIO_OSPEEDER_OSPEEDR0 ((uint32_t)0x00000003)
# define GPIO_OSPEEDER_OSPEEDR0_0 ((uint32_t)0x00000001)
# define GPIO_OSPEEDER_OSPEEDR0_1 ((uint32_t)0x00000002)
# define GPIO_OSPEEDER_OSPEEDR1 ((uint32_t)0x0000000C)
# define GPIO_OSPEEDER_OSPEEDR1_0 ((uint32_t)0x00000004)
# define GPIO_OSPEEDER_OSPEEDR1_1 ((uint32_t)0x00000008)
# define GPIO_OSPEEDER_OSPEEDR2 ((uint32_t)0x00000030)
# define GPIO_OSPEEDER_OSPEEDR2_0 ((uint32_t)0x00000010)
# define GPIO_OSPEEDER_OSPEEDR2_1 ((uint32_t)0x00000020)
# define GPIO_OSPEEDER_OSPEEDR3 ((uint32_t)0x000000C0)
# define GPIO_OSPEEDER_OSPEEDR3_0 ((uint32_t)0x00000040)
# define GPIO_OSPEEDER_OSPEEDR3_1 ((uint32_t)0x00000080)
# define GPIO_OSPEEDER_OSPEEDR4 ((uint32_t)0x00000300)
# define GPIO_OSPEEDER_OSPEEDR4_0 ((uint32_t)0x00000100)
# define GPIO_OSPEEDER_OSPEEDR4_1 ((uint32_t)0x00000200)
# define GPIO_OSPEEDER_OSPEEDR5 ((uint32_t)0x00000C00)
# define GPIO_OSPEEDER_OSPEEDR5_0 ((uint32_t)0x00000400)
# define GPIO_OSPEEDER_OSPEEDR5_1 ((uint32_t)0x00000800)
# define GPIO_OSPEEDER_OSPEEDR6 ((uint32_t)0x00003000)
# define GPIO_OSPEEDER_OSPEEDR6_0 ((uint32_t)0x00001000)
# define GPIO_OSPEEDER_OSPEEDR6_1 ((uint32_t)0x00002000)
# define GPIO_OSPEEDER_OSPEEDR7 ((uint32_t)0x0000C000)
# define GPIO_OSPEEDER_OSPEEDR7_0 ((uint32_t)0x00004000)
# define GPIO_OSPEEDER_OSPEEDR7_1 ((uint32_t)0x00008000)
# define GPIO_OSPEEDER_OSPEEDR8 ((uint32_t)0x00030000)
# define GPIO_OSPEEDER_OSPEEDR8_0 ((uint32_t)0x00010000)
# define GPIO_OSPEEDER_OSPEEDR8_1 ((uint32_t)0x00020000)
# define GPIO_OSPEEDER_OSPEEDR9 ((uint32_t)0x000C0000)
# define GPIO_OSPEEDER_OSPEEDR9_0 ((uint32_t)0x00040000)
# define GPIO_OSPEEDER_OSPEEDR9_1 ((uint32_t)0x00080000)
# define GPIO_OSPEEDER_OSPEEDR10 ((uint32_t)0x00300000)
# define GPIO_OSPEEDER_OSPEEDR10_0 ((uint32_t)0x00100000)
# define GPIO_OSPEEDER_OSPEEDR10_1 ((uint32_t)0x00200000)
# define GPIO_OSPEEDER_OSPEEDR11 ((uint32_t)0x00C00000)
# define GPIO_OSPEEDER_OSPEEDR11_0 ((uint32_t)0x00400000)
# define GPIO_OSPEEDER_OSPEEDR11_1 ((uint32_t)0x00800000)
# define GPIO_OSPEEDER_OSPEEDR12 ((uint32_t)0x03000000)
# define GPIO_OSPEEDER_OSPEEDR12_0 ((uint32_t)0x01000000)
# define GPIO_OSPEEDER_OSPEEDR12_1 ((uint32_t)0x02000000)
# define GPIO_OSPEEDER_OSPEEDR13 ((uint32_t)0x0C000000)
# define GPIO_OSPEEDER_OSPEEDR13_0 ((uint32_t)0x04000000)
# define GPIO_OSPEEDER_OSPEEDR13_1 ((uint32_t)0x08000000)
# define GPIO_OSPEEDER_OSPEEDR14 ((uint32_t)0x30000000)
# define GPIO_OSPEEDER_OSPEEDR14_0 ((uint32_t)0x10000000)
# define GPIO_OSPEEDER_OSPEEDR14_1 ((uint32_t)0x20000000)
# define GPIO_OSPEEDER_OSPEEDR15 ((uint32_t)0xC0000000)
# define GPIO_OSPEEDER_OSPEEDR15_0 ((uint32_t)0x40000000)
# define GPIO_OSPEEDER_OSPEEDR15_1 ((uint32_t)0x80000000)
/******************* Bit definition for GPIO_PUPDR register ******************/
# define GPIO_PUPDR_PUPDR0 ((uint32_t)0x00000003)
# define GPIO_PUPDR_PUPDR0_0 ((uint32_t)0x00000001)
# define GPIO_PUPDR_PUPDR0_1 ((uint32_t)0x00000002)
# define GPIO_PUPDR_PUPDR1 ((uint32_t)0x0000000C)
# define GPIO_PUPDR_PUPDR1_0 ((uint32_t)0x00000004)
# define GPIO_PUPDR_PUPDR1_1 ((uint32_t)0x00000008)
# define GPIO_PUPDR_PUPDR2 ((uint32_t)0x00000030)
# define GPIO_PUPDR_PUPDR2_0 ((uint32_t)0x00000010)
# define GPIO_PUPDR_PUPDR2_1 ((uint32_t)0x00000020)
# define GPIO_PUPDR_PUPDR3 ((uint32_t)0x000000C0)
# define GPIO_PUPDR_PUPDR3_0 ((uint32_t)0x00000040)
# define GPIO_PUPDR_PUPDR3_1 ((uint32_t)0x00000080)
# define GPIO_PUPDR_PUPDR4 ((uint32_t)0x00000300)
# define GPIO_PUPDR_PUPDR4_0 ((uint32_t)0x00000100)
# define GPIO_PUPDR_PUPDR4_1 ((uint32_t)0x00000200)
# define GPIO_PUPDR_PUPDR5 ((uint32_t)0x00000C00)
# define GPIO_PUPDR_PUPDR5_0 ((uint32_t)0x00000400)
# define GPIO_PUPDR_PUPDR5_1 ((uint32_t)0x00000800)
# define GPIO_PUPDR_PUPDR6 ((uint32_t)0x00003000)
# define GPIO_PUPDR_PUPDR6_0 ((uint32_t)0x00001000)
# define GPIO_PUPDR_PUPDR6_1 ((uint32_t)0x00002000)
# define GPIO_PUPDR_PUPDR7 ((uint32_t)0x0000C000)
# define GPIO_PUPDR_PUPDR7_0 ((uint32_t)0x00004000)
# define GPIO_PUPDR_PUPDR7_1 ((uint32_t)0x00008000)
# define GPIO_PUPDR_PUPDR8 ((uint32_t)0x00030000)
# define GPIO_PUPDR_PUPDR8_0 ((uint32_t)0x00010000)
# define GPIO_PUPDR_PUPDR8_1 ((uint32_t)0x00020000)
# define GPIO_PUPDR_PUPDR9 ((uint32_t)0x000C0000)
# define GPIO_PUPDR_PUPDR9_0 ((uint32_t)0x00040000)
# define GPIO_PUPDR_PUPDR9_1 ((uint32_t)0x00080000)
# define GPIO_PUPDR_PUPDR10 ((uint32_t)0x00300000)
# define GPIO_PUPDR_PUPDR10_0 ((uint32_t)0x00100000)
# define GPIO_PUPDR_PUPDR10_1 ((uint32_t)0x00200000)
# define GPIO_PUPDR_PUPDR11 ((uint32_t)0x00C00000)
# define GPIO_PUPDR_PUPDR11_0 ((uint32_t)0x00400000)
# define GPIO_PUPDR_PUPDR11_1 ((uint32_t)0x00800000)
# define GPIO_PUPDR_PUPDR12 ((uint32_t)0x03000000)
# define GPIO_PUPDR_PUPDR12_0 ((uint32_t)0x01000000)
# define GPIO_PUPDR_PUPDR12_1 ((uint32_t)0x02000000)
# define GPIO_PUPDR_PUPDR13 ((uint32_t)0x0C000000)
# define GPIO_PUPDR_PUPDR13_0 ((uint32_t)0x04000000)
# define GPIO_PUPDR_PUPDR13_1 ((uint32_t)0x08000000)
# define GPIO_PUPDR_PUPDR14 ((uint32_t)0x30000000)
# define GPIO_PUPDR_PUPDR14_0 ((uint32_t)0x10000000)
# define GPIO_PUPDR_PUPDR14_1 ((uint32_t)0x20000000)
# define GPIO_PUPDR_PUPDR15 ((uint32_t)0xC0000000)
# define GPIO_PUPDR_PUPDR15_0 ((uint32_t)0x40000000)
# define GPIO_PUPDR_PUPDR15_1 ((uint32_t)0x80000000)
/******************* Bit definition for GPIO_IDR register *******************/
# define GPIO_IDR_0 ((uint32_t)0x00000001)
# define GPIO_IDR_1 ((uint32_t)0x00000002)
# define GPIO_IDR_2 ((uint32_t)0x00000004)
# define GPIO_IDR_3 ((uint32_t)0x00000008)
# define GPIO_IDR_4 ((uint32_t)0x00000010)
# define GPIO_IDR_5 ((uint32_t)0x00000020)
# define GPIO_IDR_6 ((uint32_t)0x00000040)
# define GPIO_IDR_7 ((uint32_t)0x00000080)
# define GPIO_IDR_8 ((uint32_t)0x00000100)
# define GPIO_IDR_9 ((uint32_t)0x00000200)
# define GPIO_IDR_10 ((uint32_t)0x00000400)
# define GPIO_IDR_11 ((uint32_t)0x00000800)
# define GPIO_IDR_12 ((uint32_t)0x00001000)
# define GPIO_IDR_13 ((uint32_t)0x00002000)
# define GPIO_IDR_14 ((uint32_t)0x00004000)
# define GPIO_IDR_15 ((uint32_t)0x00008000)
/****************** Bit definition for GPIO_ODR register ********************/
# define GPIO_ODR_0 ((uint32_t)0x00000001)
# define GPIO_ODR_1 ((uint32_t)0x00000002)
# define GPIO_ODR_2 ((uint32_t)0x00000004)
# define GPIO_ODR_3 ((uint32_t)0x00000008)
# define GPIO_ODR_4 ((uint32_t)0x00000010)
# define GPIO_ODR_5 ((uint32_t)0x00000020)
# define GPIO_ODR_6 ((uint32_t)0x00000040)
# define GPIO_ODR_7 ((uint32_t)0x00000080)
# define GPIO_ODR_8 ((uint32_t)0x00000100)
# define GPIO_ODR_9 ((uint32_t)0x00000200)
# define GPIO_ODR_10 ((uint32_t)0x00000400)
# define GPIO_ODR_11 ((uint32_t)0x00000800)
# define GPIO_ODR_12 ((uint32_t)0x00001000)
# define GPIO_ODR_13 ((uint32_t)0x00002000)
# define GPIO_ODR_14 ((uint32_t)0x00004000)
# define GPIO_ODR_15 ((uint32_t)0x00008000)
/****************** Bit definition for GPIO_BSRR register ********************/
# define GPIO_BSRR_BS_0 ((uint32_t)0x00000001)
# define GPIO_BSRR_BS_1 ((uint32_t)0x00000002)
# define GPIO_BSRR_BS_2 ((uint32_t)0x00000004)
# define GPIO_BSRR_BS_3 ((uint32_t)0x00000008)
# define GPIO_BSRR_BS_4 ((uint32_t)0x00000010)
# define GPIO_BSRR_BS_5 ((uint32_t)0x00000020)
# define GPIO_BSRR_BS_6 ((uint32_t)0x00000040)
# define GPIO_BSRR_BS_7 ((uint32_t)0x00000080)
# define GPIO_BSRR_BS_8 ((uint32_t)0x00000100)
# define GPIO_BSRR_BS_9 ((uint32_t)0x00000200)
# define GPIO_BSRR_BS_10 ((uint32_t)0x00000400)
# define GPIO_BSRR_BS_11 ((uint32_t)0x00000800)
# define GPIO_BSRR_BS_12 ((uint32_t)0x00001000)
# define GPIO_BSRR_BS_13 ((uint32_t)0x00002000)
# define GPIO_BSRR_BS_14 ((uint32_t)0x00004000)
# define GPIO_BSRR_BS_15 ((uint32_t)0x00008000)
# define GPIO_BSRR_BR_0 ((uint32_t)0x00010000)
# define GPIO_BSRR_BR_1 ((uint32_t)0x00020000)
# define GPIO_BSRR_BR_2 ((uint32_t)0x00040000)
# define GPIO_BSRR_BR_3 ((uint32_t)0x00080000)
# define GPIO_BSRR_BR_4 ((uint32_t)0x00100000)
# define GPIO_BSRR_BR_5 ((uint32_t)0x00200000)
# define GPIO_BSRR_BR_6 ((uint32_t)0x00400000)
# define GPIO_BSRR_BR_7 ((uint32_t)0x00800000)
# define GPIO_BSRR_BR_8 ((uint32_t)0x01000000)
# define GPIO_BSRR_BR_9 ((uint32_t)0x02000000)
# define GPIO_BSRR_BR_10 ((uint32_t)0x04000000)
# define GPIO_BSRR_BR_11 ((uint32_t)0x08000000)
# define GPIO_BSRR_BR_12 ((uint32_t)0x10000000)
# define GPIO_BSRR_BR_13 ((uint32_t)0x20000000)
# define GPIO_BSRR_BR_14 ((uint32_t)0x40000000)
# define GPIO_BSRR_BR_15 ((uint32_t)0x80000000)
/****************** Bit definition for GPIO_LCKR register ********************/
# define GPIO_LCKR_LCK0 ((uint32_t)0x00000001)
# define GPIO_LCKR_LCK1 ((uint32_t)0x00000002)
# define GPIO_LCKR_LCK2 ((uint32_t)0x00000004)
# define GPIO_LCKR_LCK3 ((uint32_t)0x00000008)
# define GPIO_LCKR_LCK4 ((uint32_t)0x00000010)
# define GPIO_LCKR_LCK5 ((uint32_t)0x00000020)
# define GPIO_LCKR_LCK6 ((uint32_t)0x00000040)
# define GPIO_LCKR_LCK7 ((uint32_t)0x00000080)
# define GPIO_LCKR_LCK8 ((uint32_t)0x00000100)
# define GPIO_LCKR_LCK9 ((uint32_t)0x00000200)
# define GPIO_LCKR_LCK10 ((uint32_t)0x00000400)
# define GPIO_LCKR_LCK11 ((uint32_t)0x00000800)
# define GPIO_LCKR_LCK12 ((uint32_t)0x00001000)
# define GPIO_LCKR_LCK13 ((uint32_t)0x00002000)
# define GPIO_LCKR_LCK14 ((uint32_t)0x00004000)
# define GPIO_LCKR_LCK15 ((uint32_t)0x00008000)
# define GPIO_LCKR_LCKK ((uint32_t)0x00010000)
/****************** Bit definition for GPIO_AFRL register ********************/
# define GPIO_AFRL_AFRL0 ((uint32_t)0x0000000F)
# define GPIO_AFRL_AFRL1 ((uint32_t)0x000000F0)
# define GPIO_AFRL_AFRL2 ((uint32_t)0x00000F00)
# define GPIO_AFRL_AFRL3 ((uint32_t)0x0000F000)
# define GPIO_AFRL_AFRL4 ((uint32_t)0x000F0000)
# define GPIO_AFRL_AFRL5 ((uint32_t)0x00F00000)
# define GPIO_AFRL_AFRL6 ((uint32_t)0x0F000000)
# define GPIO_AFRL_AFRL7 ((uint32_t)0xF0000000)
/****************** Bit definition for GPIO_AFRH register ********************/
# define GPIO_AFRH_AFRH0 ((uint32_t)0x0000000F)
# define GPIO_AFRH_AFRH1 ((uint32_t)0x000000F0)
# define GPIO_AFRH_AFRH2 ((uint32_t)0x00000F00)
# define GPIO_AFRH_AFRH3 ((uint32_t)0x0000F000)
# define GPIO_AFRH_AFRH4 ((uint32_t)0x000F0000)
# define GPIO_AFRH_AFRH5 ((uint32_t)0x00F00000)
# define GPIO_AFRH_AFRH6 ((uint32_t)0x0F000000)
# define GPIO_AFRH_AFRH7 ((uint32_t)0xF0000000)
/****************** Bit definition for GPIO_BRR register *********************/
# define GPIO_BRR_BR_0 ((uint32_t)0x00000001)
# define GPIO_BRR_BR_1 ((uint32_t)0x00000002)
# define GPIO_BRR_BR_2 ((uint32_t)0x00000004)
# define GPIO_BRR_BR_3 ((uint32_t)0x00000008)
# define GPIO_BRR_BR_4 ((uint32_t)0x00000010)
# define GPIO_BRR_BR_5 ((uint32_t)0x00000020)
# define GPIO_BRR_BR_6 ((uint32_t)0x00000040)
# define GPIO_BRR_BR_7 ((uint32_t)0x00000080)
# define GPIO_BRR_BR_8 ((uint32_t)0x00000100)
# define GPIO_BRR_BR_9 ((uint32_t)0x00000200)
# define GPIO_BRR_BR_10 ((uint32_t)0x00000400)
# define GPIO_BRR_BR_11 ((uint32_t)0x00000800)
# define GPIO_BRR_BR_12 ((uint32_t)0x00001000)
# define GPIO_BRR_BR_13 ((uint32_t)0x00002000)
# define GPIO_BRR_BR_14 ((uint32_t)0x00004000)
# define GPIO_BRR_BR_15 ((uint32_t)0x00008000)
/******************************************************************************/
/* */
/* Inter-integrated Circuit Interface (I2C) */
/* */
/******************************************************************************/
/******************* Bit definition for I2C_CR1 register *******************/
# define I2C_CR1_PE ((uint32_t)0x00000001) /*!< Peripheral enable */
# define I2C_CR1_TXIE ((uint32_t)0x00000002) /*!< TX interrupt enable */
# define I2C_CR1_RXIE ((uint32_t)0x00000004) /*!< RX interrupt enable */
# define I2C_CR1_ADDRIE ((uint32_t)0x00000008) /*!< Address match interrupt enable */
# define I2C_CR1_NACKIE ((uint32_t)0x00000010) /*!< NACK received interrupt enable */
# define I2C_CR1_STOPIE ((uint32_t)0x00000020) /*!< STOP detection interrupt enable */
# define I2C_CR1_TCIE ((uint32_t)0x00000040) /*!< Transfer complete interrupt enable */
# define I2C_CR1_ERRIE ((uint32_t)0x00000080) /*!< Errors interrupt enable */
# define I2C_CR1_DFN ((uint32_t)0x00000F00) /*!< Digital noise filter */
# define I2C_CR1_ANFOFF ((uint32_t)0x00001000) /*!< Analog noise filter OFF */
# define I2C_CR1_SWRST ((uint32_t)0x00002000) /*!< Software reset */
# define I2C_CR1_TXDMAEN ((uint32_t)0x00004000) /*!< DMA transmission requests enable */
# define I2C_CR1_RXDMAEN ((uint32_t)0x00008000) /*!< DMA reception requests enable */
# define I2C_CR1_SBC ((uint32_t)0x00010000) /*!< Slave byte control */
# define I2C_CR1_NOSTRETCH ((uint32_t)0x00020000) /*!< Clock stretching disable */
# define I2C_CR1_WUPEN ((uint32_t)0x00040000) /*!< Wakeup from STOP enable */
# define I2C_CR1_GCEN ((uint32_t)0x00080000) /*!< General call enable */
# define I2C_CR1_SMBHEN ((uint32_t)0x00100000) /*!< SMBus host address enable */
# define I2C_CR1_SMBDEN ((uint32_t)0x00200000) /*!< SMBus device default address enable */
# define I2C_CR1_ALERTEN ((uint32_t)0x00400000) /*!< SMBus alert enable */
# define I2C_CR1_PECEN ((uint32_t)0x00800000) /*!< PEC enable */
/****************** Bit definition for I2C_CR2 register ********************/
# define I2C_CR2_SADD ((uint32_t)0x000003FF) /*!< Slave address (master mode) */
# define I2C_CR2_RD_WRN ((uint32_t)0x00000400) /*!< Transfer direction (master mode) */
# define I2C_CR2_ADD10 ((uint32_t)0x00000800) /*!< 10-bit addressing mode (master mode) */
# define I2C_CR2_HEAD10R ((uint32_t)0x00001000) /*!< 10-bit address header only read direction (master mode) */
# define I2C_CR2_START ((uint32_t)0x00002000) /*!< START generation */
# define I2C_CR2_STOP ((uint32_t)0x00004000) /*!< STOP generation (master mode) */
# define I2C_CR2_NACK ((uint32_t)0x00008000) /*!< NACK generation (slave mode) */
# define I2C_CR2_NBYTES ((uint32_t)0x00FF0000) /*!< Number of bytes */
# define I2C_CR2_RELOAD ((uint32_t)0x01000000) /*!< NBYTES reload mode */
# define I2C_CR2_AUTOEND ((uint32_t)0x02000000) /*!< Automatic end mode (master mode) */
# define I2C_CR2_PECBYTE ((uint32_t)0x04000000) /*!< Packet error checking byte */
/******************* Bit definition for I2C_OAR1 register ******************/
# define I2C_OAR1_OA1 ((uint32_t)0x000003FF) /*!< Interface own address 1 */
# define I2C_OAR1_OA1MODE ((uint32_t)0x00000400) /*!< Own address 1 10-bit mode */
# define I2C_OAR1_OA1EN ((uint32_t)0x00008000) /*!< Own address 1 enable */
/******************* Bit definition for I2C_OAR2 register ******************/
# define I2C_OAR2_OA2 ((uint32_t)0x000000FE) /*!< Interface own address 2 */
# define I2C_OAR2_OA2MSK ((uint32_t)0x00000700) /*!< Own address 2 masks */
# define I2C_OAR2_OA2EN ((uint32_t)0x00008000) /*!< Own address 2 enable */
/******************* Bit definition for I2C_TIMINGR register *******************/
# define I2C_TIMINGR_SCLL ((uint32_t)0x000000FF) /*!< SCL low period (master mode) */
# define I2C_TIMINGR_SCLH ((uint32_t)0x0000FF00) /*!< SCL high period (master mode) */
# define I2C_TIMINGR_SDADEL ((uint32_t)0x000F0000) /*!< Data hold time */
# define I2C_TIMINGR_SCLDEL ((uint32_t)0x00F00000) /*!< Data setup time */
# define I2C_TIMINGR_PRESC ((uint32_t)0xF0000000) /*!< Timings prescaler */
/******************* Bit definition for I2C_TIMEOUTR register *******************/
# define I2C_TIMEOUTR_TIMEOUTA ((uint32_t)0x00000FFF) /*!< Bus timeout A */
# define I2C_TIMEOUTR_TIDLE ((uint32_t)0x00001000) /*!< Idle clock timeout detection */
# define I2C_TIMEOUTR_TIMOUTEN ((uint32_t)0x00008000) /*!< Clock timeout enable */
# define I2C_TIMEOUTR_TIMEOUTB ((uint32_t)0x0FFF0000) /*!< Bus timeout B*/
# define I2C_TIMEOUTR_TEXTEN ((uint32_t)0x80000000) /*!< Extended clock timeout enable */
/****************** Bit definition for I2C_ISR register *********************/
# define I2C_ISR_TXE ((uint32_t)0x00000001) /*!< Transmit data register empty */
# define I2C_ISR_TXIS ((uint32_t)0x00000002) /*!< Transmit interrupt status */
# define I2C_ISR_RXNE ((uint32_t)0x00000004) /*!< Receive data register not empty */
# define I2C_ISR_ADDR ((uint32_t)0x00000008) /*!< Address matched (slave mode)*/
# define I2C_ISR_NACKF ((uint32_t)0x00000010) /*!< NACK received flag */
# define I2C_ISR_STOPF ((uint32_t)0x00000020) /*!< STOP detection flag */
# define I2C_ISR_TC ((uint32_t)0x00000040) /*!< Transfer complete (master mode) */
# define I2C_ISR_TCR ((uint32_t)0x00000080) /*!< Transfer complete reload */
# define I2C_ISR_BERR ((uint32_t)0x00000100) /*!< Bus error */
# define I2C_ISR_ARLO ((uint32_t)0x00000200) /*!< Arbitration lost */
# define I2C_ISR_OVR ((uint32_t)0x00000400) /*!< Overrun/Underrun */
# define I2C_ISR_PECERR ((uint32_t)0x00000800) /*!< PEC error in reception */
# define I2C_ISR_TIMEOUT ((uint32_t)0x00001000) /*!< Timeout or Tlow detection flag */
# define I2C_ISR_ALERT ((uint32_t)0x00002000) /*!< SMBus alert */
# define I2C_ISR_BUSY ((uint32_t)0x00008000) /*!< Bus busy */
# define I2C_ISR_DIR ((uint32_t)0x00010000) /*!< Transfer direction (slave mode) */
# define I2C_ISR_ADDCODE ((uint32_t)0x00FE0000) /*!< Address match code (slave mode) */
/****************** Bit definition for I2C_ICR register *********************/
# define I2C_ICR_ADDRCF ((uint32_t)0x00000008) /*!< Address matched clear flag */
# define I2C_ICR_NACKCF ((uint32_t)0x00000010) /*!< NACK clear flag */
# define I2C_ICR_STOPCF ((uint32_t)0x00000020) /*!< STOP detection clear flag */
# define I2C_ICR_BERRCF ((uint32_t)0x00000100) /*!< Bus error clear flag */
# define I2C_ICR_ARLOCF ((uint32_t)0x00000200) /*!< Arbitration lost clear flag */
# define I2C_ICR_OVRCF ((uint32_t)0x00000400) /*!< Overrun/Underrun clear flag */
# define I2C_ICR_PECCF ((uint32_t)0x00000800) /*!< PAC error clear flag */
# define I2C_ICR_TIMOUTCF ((uint32_t)0x00001000) /*!< Timeout clear flag */
# define I2C_ICR_ALERTCF ((uint32_t)0x00002000) /*!< Alert clear flag */
/****************** Bit definition for I2C_PECR register *********************/
# define I2C_PECR_PEC ((uint32_t)0x000000FF) /*!< PEC register */
/****************** Bit definition for I2C_RXDR register *********************/
# define I2C_RXDR_RXDATA ((uint32_t)0x000000FF) /*!< 8-bit receive data */
/****************** Bit definition for I2C_TXDR register *********************/
# define I2C_TXDR_TXDATA ((uint32_t)0x000000FF) /*!< 8-bit transmit data */
/******************************************************************************/
/* */
/* Independent WATCHDOG (IWDG) */
/* */
/******************************************************************************/
/******************* Bit definition for IWDG_KR register ********************/
# define IWDG_KR_KEY ((uint16_t)0xFFFF) /*!< Key value (write only, read 0000h) */
/******************* Bit definition for IWDG_PR register ********************/
# define IWDG_PR_PR ((uint8_t)0x07) /*!< PR[2:0] (Prescaler divider) */
# define IWDG_PR_PR_0 ((uint8_t)0x01) /*!< Bit 0 */
# define IWDG_PR_PR_1 ((uint8_t)0x02) /*!< Bit 1 */
# define IWDG_PR_PR_2 ((uint8_t)0x04) /*!< Bit 2 */
/******************* Bit definition for IWDG_RLR register *******************/
# define IWDG_RLR_RL ((uint16_t)0x0FFF) /*!< Watchdog counter reload value */
/******************* Bit definition for IWDG_SR register ********************/
# define IWDG_SR_PVU ((uint8_t)0x01) /*!< Watchdog prescaler value update */
# define IWDG_SR_RVU ((uint8_t)0x02) /*!< Watchdog counter reload value update */
# define IWDG_SR_WVU ((uint8_t)0x04) /*!< Watchdog counter window value update */
/******************* Bit definition for IWDG_KR register ********************/
# define IWDG_WINR_WIN ((uint16_t)0x0FFF) /*!< Watchdog counter window value */
/******************************************************************************/
/* */
/* HDMI-CEC (CEC) */
/* */
/******************************************************************************/
/******************* Bit definition for CEC_CR register *********************/
# define CEC_CR_CECEN ((uint32_t)0x00000001) /*!< CEC Enable */
# define CEC_CR_TXSOM ((uint32_t)0x00000002) /*!< CEC Tx Start Of Message */
# define CEC_CR_TXEOM ((uint32_t)0x00000004) /*!< CEC Tx End Of Message */
/******************* Bit definition for CEC_CFGR register *******************/
# define CEC_CFGR_SFT ((uint32_t)0x00000007) /*!< CEC Signal Free Time */
# define CEC_CFGR_RXTOL ((uint32_t)0x00000008) /*!< CEC Tolerance */
# define CEC_CFGR_BRESTP ((uint32_t)0x00000010) /*!< CEC Rx Stop */
# define CEC_CFGR_BREGEN ((uint32_t)0x00000020) /*!< CEC Bit Rising Error generation */
# define CEC_CFGR_LREGEN ((uint32_t)0x00000040) /*!< CEC Long Period Error generation */
# define CEC_CFGR_SFTOPT ((uint32_t)0x00000100) /*!< CEC Signal Free Time optional */
# define CEC_CFGR_BRDNOGEN ((uint32_t)0x00000080) /*!< CEC Broadcast No error generation */
# define CEC_CFGR_OAR ((uint32_t)0x7FFF0000) /*!< CEC Own Address */
# define CEC_CFGR_LSTN ((uint32_t)0x80000000) /*!< CEC Listen mode */
/******************* Bit definition for CEC_TXDR register *******************/
# define CEC_TXDR_TXD ((uint32_t)0x000000FF) /*!< CEC Tx Data */
/******************* Bit definition for CEC_RXDR register *******************/
# define CEC_TXDR_RXD ((uint32_t)0x000000FF) /*!< CEC Rx Data */
/******************* Bit definition for CEC_ISR register ********************/
# define CEC_ISR_RXBR ((uint32_t)0x00000001) /*!< CEC Rx-Byte Received */
# define CEC_ISR_RXEND ((uint32_t)0x00000002) /*!< CEC End Of Reception */
# define CEC_ISR_RXOVR ((uint32_t)0x00000004) /*!< CEC Rx-Overrun */
# define CEC_ISR_BRE ((uint32_t)0x00000008) /*!< CEC Rx Bit Rising Error */
# define CEC_ISR_SBPE ((uint32_t)0x00000010) /*!< CEC Rx Short Bit period Error */
# define CEC_ISR_LBPE ((uint32_t)0x00000020) /*!< CEC Rx Long Bit period Error */
# define CEC_ISR_RXACKE ((uint32_t)0x00000040) /*!< CEC Rx Missing Acknowledge */
# define CEC_ISR_ARBLST ((uint32_t)0x00000080) /*!< CEC Arbitration Lost */
# define CEC_ISR_TXBR ((uint32_t)0x00000100) /*!< CEC Tx Byte Request */
# define CEC_ISR_TXEND ((uint32_t)0x00000200) /*!< CEC End of Transmission */
# define CEC_ISR_TXUDR ((uint32_t)0x00000400) /*!< CEC Tx-Buffer Underrun */
# define CEC_ISR_TXERR ((uint32_t)0x00000800) /*!< CEC Tx-Error */
# define CEC_ISR_TXACKE ((uint32_t)0x00001000) /*!< CEC Tx Missing Acknowledge */
/******************* Bit definition for CEC_IER register ********************/
# define CEC_IER_RXBRIE ((uint32_t)0x00000001) /*!< CEC Rx-Byte Received IT Enable */
# define CEC_IER_RXENDIE ((uint32_t)0x00000002) /*!< CEC End Of Reception IT Enable */
# define CEC_IER_RXOVRIE ((uint32_t)0x00000004) /*!< CEC Rx-Overrun IT Enable */
# define CEC_IER_BREIEIE ((uint32_t)0x00000008) /*!< CEC Rx Bit Rising Error IT Enable */
# define CEC_IER_SBPEIE ((uint32_t)0x00000010) /*!< CEC Rx Short Bit period Error IT Enable */
# define CEC_IER_LBPEIE ((uint32_t)0x00000020) /*!< CEC Rx Long Bit period Error IT Enable */
# define CEC_IER_RXACKEIE ((uint32_t)0x00000040) /*!< CEC Rx Missing Acknowledge IT Enable */
# define CEC_IER_ARBLSTIE ((uint32_t)0x00000080) /*!< CEC Arbitration Lost IT Enable */
# define CEC_IER_TXBRIE ((uint32_t)0x00000100) /*!< CEC Tx Byte Request IT Enable */
# define CEC_IER_TXENDIE ((uint32_t)0x00000200) /*!< CEC End of Transmission IT Enable */
# define CEC_IER_TXUDRIE ((uint32_t)0x00000400) /*!< CEC Tx-Buffer Underrun IT Enable */
# define CEC_IER_TXERRIE ((uint32_t)0x00000800) /*!< CEC Tx-Error IT Enable */
# define CEC_IER_TXACKEIE ((uint32_t)0x00001000) /*!< CEC Tx Missing Acknowledge IT Enable */
/******************************************************************************/
/* */
/* Power Control */
/* */
/******************************************************************************/
/******************** Bit definition for PWR_CR register ********************/
# define PWR_CR_LPSDSR ((uint16_t)0x0001) /*!< Low-power deepsleep/sleep/low power run */
# define PWR_CR_PDDS ((uint16_t)0x0002) /*!< Power Down Deepsleep */
# define PWR_CR_CWUF ((uint16_t)0x0004) /*!< Clear Wakeup Flag */
# define PWR_CR_CSBF ((uint16_t)0x0008) /*!< Clear Standby Flag */
# define PWR_CR_PVDE ((uint16_t)0x0010) /*!< Power Voltage Detector Enable */
# define PWR_CR_PLS ((uint16_t)0x00E0) /*!< PLS[2:0] bits (PVD Level Selection) */
# define PWR_CR_PLS_0 ((uint16_t)0x0020) /*!< Bit 0 */
# define PWR_CR_PLS_1 ((uint16_t)0x0040) /*!< Bit 1 */
# define PWR_CR_PLS_2 ((uint16_t)0x0080) /*!< Bit 2 */
/*!< PVD level configuration */
# define PWR_CR_PLS_LEV0 ((uint16_t)0x0000) /*!< PVD level 0 */
# define PWR_CR_PLS_LEV1 ((uint16_t)0x0020) /*!< PVD level 1 */
# define PWR_CR_PLS_LEV2 ((uint16_t)0x0040) /*!< PVD level 2 */
# define PWR_CR_PLS_LEV3 ((uint16_t)0x0060) /*!< PVD level 3 */
# define PWR_CR_PLS_LEV4 ((uint16_t)0x0080) /*!< PVD level 4 */
# define PWR_CR_PLS_LEV5 ((uint16_t)0x00A0) /*!< PVD level 5 */
# define PWR_CR_PLS_LEV6 ((uint16_t)0x00C0) /*!< PVD level 6 */
# define PWR_CR_PLS_LEV7 ((uint16_t)0x00E0) /*!< PVD level 7 */
# define PWR_CR_DBP ((uint16_t)0x0100) /*!< Disable Backup Domain write protection */
# define PWR_CR_SDADC1EN ((uint16_t)0x0200) /*!< Enable Analog part of the SDADC1 */
# define PWR_CR_SDADC2EN ((uint16_t)0x0400) /*!< Enable Analog part of the SDADC2 */
# define PWR_CR_SDADC3EN ((uint16_t)0x0800) /*!< Enable Analog part of the SDADC3 */
/******************* Bit definition for PWR_CSR register ********************/
# define PWR_CSR_WUF ((uint16_t)0x0001) /*!< Wakeup Flag */
# define PWR_CSR_SBF ((uint16_t)0x0002) /*!< Standby Flag */
# define PWR_CSR_PVDO ((uint16_t)0x0004) /*!< PVD Output */
# define PWR_CSR_VREFINTRDYF ((uint16_t)0x0008) /*!< Internal voltage reference (VREFINT) ready flag */
# define PWR_CSR_EWUP1 ((uint16_t)0x0100) /*!< Enable WKUP pin 1 */
# define PWR_CSR_EWUP2 ((uint16_t)0x0200) /*!< Enable WKUP pin 2 */
# define PWR_CSR_EWUP3 ((uint16_t)0x0400) /*!< Enable WKUP pin 3 */
/******************************************************************************/
/* */
/* Reset and Clock Control */
/* */
/******************************************************************************/
/******************** Bit definition for RCC_CR register ********************/
# define RCC_CR_HSION ((uint32_t)0x00000001)
# define RCC_CR_HSIRDY ((uint32_t)0x00000002)
# define RCC_CR_HSITRIM ((uint32_t)0x000000F8)
# define RCC_CR_HSITRIM_0 ((uint32_t)0x00000008) /*!<Bit 0 */
# define RCC_CR_HSITRIM_1 ((uint32_t)0x00000010) /*!<Bit 1 */
# define RCC_CR_HSITRIM_2 ((uint32_t)0x00000020) /*!<Bit 2 */
# define RCC_CR_HSITRIM_3 ((uint32_t)0x00000040) /*!<Bit 3 */
# define RCC_CR_HSITRIM_4 ((uint32_t)0x00000080) /*!<Bit 4 */
# define RCC_CR_HSICAL ((uint32_t)0x0000FF00)
# define RCC_CR_HSICAL_0 ((uint32_t)0x00000100) /*!<Bit 0 */
# define RCC_CR_HSICAL_1 ((uint32_t)0x00000200) /*!<Bit 1 */
# define RCC_CR_HSICAL_2 ((uint32_t)0x00000400) /*!<Bit 2 */
# define RCC_CR_HSICAL_3 ((uint32_t)0x00000800) /*!<Bit 3 */
# define RCC_CR_HSICAL_4 ((uint32_t)0x00001000) /*!<Bit 4 */
# define RCC_CR_HSICAL_5 ((uint32_t)0x00002000) /*!<Bit 5 */
# define RCC_CR_HSICAL_6 ((uint32_t)0x00004000) /*!<Bit 6 */
# define RCC_CR_HSICAL_7 ((uint32_t)0x00008000) /*!<Bit 7 */
# define RCC_CR_HSEON ((uint32_t)0x00010000)
# define RCC_CR_HSERDY ((uint32_t)0x00020000)
# define RCC_CR_HSEBYP ((uint32_t)0x00040000)
# define RCC_CR_CSSON ((uint32_t)0x00080000)
# define RCC_CR_PLLON ((uint32_t)0x01000000)
# define RCC_CR_PLLRDY ((uint32_t)0x02000000)
/******************** Bit definition for RCC_CFGR register ******************/
/*!< SW configuration */
# define RCC_CFGR_SW ((uint32_t)0x00000003) /*!< SW[1:0] bits (System clock Switch) */
# define RCC_CFGR_SW_0 ((uint32_t)0x00000001) /*!< Bit 0 */
# define RCC_CFGR_SW_1 ((uint32_t)0x00000002) /*!< Bit 1 */
# define RCC_CFGR_SW_HSI ((uint32_t)0x00000000) /*!< HSI selected as system clock */
# define RCC_CFGR_SW_HSE ((uint32_t)0x00000001) /*!< HSE selected as system clock */
# define RCC_CFGR_SW_PLL ((uint32_t)0x00000002) /*!< PLL selected as system clock */
/*!< SWS configuration */
# define RCC_CFGR_SWS ((uint32_t)0x0000000C) /*!< SWS[1:0] bits (System Clock Switch Status) */
# define RCC_CFGR_SWS_0 ((uint32_t)0x00000004) /*!< Bit 0 */
# define RCC_CFGR_SWS_1 ((uint32_t)0x00000008) /*!< Bit 1 */
# define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000) /*!< HSI oscillator used as system clock */
# define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004) /*!< HSE oscillator used as system clock */
# define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008) /*!< PLL used as system clock */
/*!< HPRE configuration */
# define RCC_CFGR_HPRE ((uint32_t)0x000000F0) /*!< HPRE[3:0] bits (AHB prescaler) */
# define RCC_CFGR_HPRE_0 ((uint32_t)0x00000010) /*!< Bit 0 */
# define RCC_CFGR_HPRE_1 ((uint32_t)0x00000020) /*!< Bit 1 */
# define RCC_CFGR_HPRE_2 ((uint32_t)0x00000040) /*!< Bit 2 */
# define RCC_CFGR_HPRE_3 ((uint32_t)0x00000080) /*!< Bit 3 */
# define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000) /*!< SYSCLK not divided */
# define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080) /*!< SYSCLK divided by 2 */
# define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090) /*!< SYSCLK divided by 4 */
# define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0) /*!< SYSCLK divided by 8 */
# define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0) /*!< SYSCLK divided by 16 */
# define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0) /*!< SYSCLK divided by 64 */
# define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0) /*!< SYSCLK divided by 128 */
# define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0) /*!< SYSCLK divided by 256 */
# define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0) /*!< SYSCLK divided by 512 */
/*!< PPRE1 configuration */
# define RCC_CFGR_PPRE1 ((uint32_t)0x00000700) /*!< PRE1[2:0] bits (APB1 prescaler) */
# define RCC_CFGR_PPRE1_0 ((uint32_t)0x00000100) /*!< Bit 0 */
# define RCC_CFGR_PPRE1_1 ((uint32_t)0x00000200) /*!< Bit 1 */
# define RCC_CFGR_PPRE1_2 ((uint32_t)0x00000400) /*!< Bit 2 */
# define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
# define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00000400) /*!< HCLK divided by 2 */
# define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00000500) /*!< HCLK divided by 4 */
# define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00000600) /*!< HCLK divided by 8 */
# define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00000700) /*!< HCLK divided by 16 */
/*!< PPRE2 configuration */
# define RCC_CFGR_PPRE2 ((uint32_t)0x00003800) /*!< PRE2[2:0] bits (APB2 prescaler) */
# define RCC_CFGR_PPRE2_0 ((uint32_t)0x00000800) /*!< Bit 0 */
# define RCC_CFGR_PPRE2_1 ((uint32_t)0x00001000) /*!< Bit 1 */
# define RCC_CFGR_PPRE2_2 ((uint32_t)0x00002000) /*!< Bit 2 */
# define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
# define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00002000) /*!< HCLK divided by 2 */
# define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x00002800) /*!< HCLK divided by 4 */
# define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x00003000) /*!< HCLK divided by 8 */
# define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x00003800) /*!< HCLK divided by 16 */
/*!< ADCPRE configuration */
# define RCC_CFGR_ADCPRE ((uint32_t)0x0000C000)
# define RCC_CFGR_ADCPRE_0 ((uint32_t)0x00004000)
# define RCC_CFGR_ADCPRE_1 ((uint32_t)0x00008000)
# define RCC_CFGR_ADCPRE_DIV2 ((uint32_t)0x00000000) /*!< ADC CLK divided by 2 */
# define RCC_CFGR_ADCPRE_DIV4 ((uint32_t)0x00004000) /*!< ADC CLK divided by 4 */
# define RCC_CFGR_ADCPRE_DIV6 ((uint32_t)0x00008000) /*!< ADC CLK divided by 6 */
# define RCC_CFGR_ADCPRE_DIV8 ((uint32_t)0x0000C000) /*!< ADC CLK divided by 8 */
# define RCC_CFGR_PLLSRC ((uint32_t)0x00010000) /*!< PLL entry clock source */
# define RCC_CFGR_PLLXTPRE ((uint32_t)0x00020000) /*!< HSE divider for PLL entry */
/*!< PLLMUL configuration */
# define RCC_CFGR_PLLMULL ((uint32_t)0x003C0000) /*!< PLLMUL[3:0] bits (PLL multiplication factor) */
# define RCC_CFGR_PLLMULL_0 ((uint32_t)0x00040000) /*!< Bit 0 */
# define RCC_CFGR_PLLMULL_1 ((uint32_t)0x00080000) /*!< Bit 1 */
# define RCC_CFGR_PLLMULL_2 ((uint32_t)0x00100000) /*!< Bit 2 */
# define RCC_CFGR_PLLMULL_3 ((uint32_t)0x00200000) /*!< Bit 3 */
# define RCC_CFGR_PLLSRC_HSI_Div2 ((uint32_t)0x00000000) /*!< HSI clock divided by 2 selected as PLL entry clock source */
# define RCC_CFGR_PLLSRC_PREDIV1 ((uint32_t)0x00010000) /*!< PREDIV1 clock selected as PLL entry clock source */
# define RCC_CFGR_PLLXTPRE_PREDIV1 ((uint32_t)0x00000000) /*!< PREDIV1 clock not divided for PLL entry */
# define RCC_CFGR_PLLXTPRE_PREDIV1_Div2 ((uint32_t)0x00020000) /*!< PREDIV1 clock divided by 2 for PLL entry */
# define RCC_CFGR_PLLMULL2 ((uint32_t)0x00000000) /*!< PLL input clock*2 */
# define RCC_CFGR_PLLMULL3 ((uint32_t)0x00040000) /*!< PLL input clock*3 */
# define RCC_CFGR_PLLMULL4 ((uint32_t)0x00080000) /*!< PLL input clock*4 */
# define RCC_CFGR_PLLMULL5 ((uint32_t)0x000C0000) /*!< PLL input clock*5 */
# define RCC_CFGR_PLLMULL6 ((uint32_t)0x00100000) /*!< PLL input clock*6 */
# define RCC_CFGR_PLLMULL7 ((uint32_t)0x00140000) /*!< PLL input clock*7 */
# define RCC_CFGR_PLLMULL8 ((uint32_t)0x00180000) /*!< PLL input clock*8 */
# define RCC_CFGR_PLLMULL9 ((uint32_t)0x001C0000) /*!< PLL input clock*9 */
# define RCC_CFGR_PLLMULL10 ((uint32_t)0x00200000) /*!< PLL input clock10 */
# define RCC_CFGR_PLLMULL11 ((uint32_t)0x00240000) /*!< PLL input clock*11 */
# define RCC_CFGR_PLLMULL12 ((uint32_t)0x00280000) /*!< PLL input clock*12 */
# define RCC_CFGR_PLLMULL13 ((uint32_t)0x002C0000) /*!< PLL input clock*13 */
# define RCC_CFGR_PLLMULL14 ((uint32_t)0x00300000) /*!< PLL input clock*14 */
# define RCC_CFGR_PLLMULL15 ((uint32_t)0x00340000) /*!< PLL input clock*15 */
# define RCC_CFGR_PLLMULL16 ((uint32_t)0x00380000) /*!< PLL input clock*16 */
/*!< USB configuration */
# define RCC_CFGR_USBPRE ((uint32_t)0x00400000) /*!< USB prescaler */
/*!< MCO configuration */
# define RCC_CFGR_MCO ((uint32_t)0x07000000) /*!< MCO[2:0] bits (Microcontroller Clock Output) */
# define RCC_CFGR_MCO_0 ((uint32_t)0x01000000) /*!< Bit 0 */
# define RCC_CFGR_MCO_1 ((uint32_t)0x02000000) /*!< Bit 1 */
# define RCC_CFGR_MCO_2 ((uint32_t)0x04000000) /*!< Bit 2 */
# define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */
# define RCC_CFGR_MCO_LSI ((uint32_t)0x02000000) /*!< LSI clock selected as MCO source */
# define RCC_CFGR_MCO_LSE ((uint32_t)0x03000000) /*!< LSE clock selected as MCO source */
# define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!< System clock selected as MCO source */
# define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!< HSI clock selected as MCO source */
# define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!< HSE clock selected as MCO source */
# define RCC_CFGR_MCO_PLL ((uint32_t)0x07000000) /*!< PLL clock divided by 2 selected as MCO source */
/*!< SDADCPRE configuration */
# define RCC_CFGR_SDADCPRE ((uint32_t)0xF8000000) /*!< SDADCPRE[4:0] bits (Sigma Delta ADC prescaler) */
# define RCC_CFGR_SDADCPRE_0 ((uint32_t)0x08000000) /*!< Bit 0 */
# define RCC_CFGR_SDADCPRE_1 ((uint32_t)0x10000000) /*!< Bit 1 */
# define RCC_CFGR_SDADCPRE_2 ((uint32_t)0x20000000) /*!< Bit 2 */
# define RCC_CFGR_SDADCPRE_3 ((uint32_t)0x40000000) /*!< Bit 3 */
# define RCC_CFGR_SDADCPRE_4 ((uint32_t)0x80000000) /*!< Bit 4 */
# define RCC_CFGR_SDADCPRE_DIV1 ((uint32_t)0x00000000) /*!< SDADC CLK not divided */
# define RCC_CFGR_SDADCPRE_DIV2 ((uint32_t)0x80000000) /*!< SDADC CLK divided by 2 */
# define RCC_CFGR_SDADCPRE_DIV4 ((uint32_t)0x88000000) /*!< SDADC CLK divided by 4 */
# define RCC_CFGR_SDADCPRE_DIV6 ((uint32_t)0x90000000) /*!< SDADC CLK divided by 6 */
# define RCC_CFGR_SDADCPRE_DIV8 ((uint32_t)0x98000000) /*!< SDADC CLK divided by 8 */
# define RCC_CFGR_SDADCPRE_DIV10 ((uint32_t)0xA0000000) /*!< SDADC CLK divided by 10 */
# define RCC_CFGR_SDADCPRE_DIV12 ((uint32_t)0xA8000000) /*!< SDADC CLK divided by 12 */
# define RCC_CFGR_SDADCPRE_DIV14 ((uint32_t)0xB0000000) /*!< SDADC CLK divided by 14 */
# define RCC_CFGR_SDADCPRE_DIV16 ((uint32_t)0xB8000000) /*!< SDADC CLK divided by 16 */
# define RCC_CFGR_SDADCPRE_DIV20 ((uint32_t)0xC0000000) /*!< SDADC CLK divided by 20 */
# define RCC_CFGR_SDADCPRE_DIV24 ((uint32_t)0xC8000000) /*!< SDADC CLK divided by 24 */
# define RCC_CFGR_SDADCPRE_DIV28 ((uint32_t)0xD0000000) /*!< SDADC CLK divided by 28 */
# define RCC_CFGR_SDADCPRE_DIV32 ((uint32_t)0xD8000000) /*!< SDADC CLK divided by 32 */
# define RCC_CFGR_SDADCPRE_DIV36 ((uint32_t)0xE0000000) /*!< SDADC CLK divided by 36 */
# define RCC_CFGR_SDADCPRE_DIV40 ((uint32_t)0xE8000000) /*!< SDADC CLK divided by 40 */
# define RCC_CFGR_SDADCPRE_DIV44 ((uint32_t)0xF0000000) /*!< SDADC CLK divided by 44 */
# define RCC_CFGR_SDADCPRE_DIV48 ((uint32_t)0xF8000000) /*!< SDADC CLK divided by 48 */
/********************* Bit definition for RCC_CIR register ********************/
# define RCC_CIR_LSIRDYF ((uint32_t)0x00000001) /*!< LSI Ready Interrupt flag */
# define RCC_CIR_LSERDYF ((uint32_t)0x00000002) /*!< LSE Ready Interrupt flag */
# define RCC_CIR_HSIRDYF ((uint32_t)0x00000004) /*!< HSI Ready Interrupt flag */
# define RCC_CIR_HSERDYF ((uint32_t)0x00000008) /*!< HSE Ready Interrupt flag */
# define RCC_CIR_PLLRDYF ((uint32_t)0x00000010) /*!< PLL Ready Interrupt flag */
# define RCC_CIR_CSSF ((uint32_t)0x00000080) /*!< Clock Security System Interrupt flag */
# define RCC_CIR_LSIRDYIE ((uint32_t)0x00000100) /*!< LSI Ready Interrupt Enable */
# define RCC_CIR_LSERDYIE ((uint32_t)0x00000200) /*!< LSE Ready Interrupt Enable */
# define RCC_CIR_HSIRDYIE ((uint32_t)0x00000400) /*!< HSI Ready Interrupt Enable */
# define RCC_CIR_HSERDYIE ((uint32_t)0x00000800) /*!< HSE Ready Interrupt Enable */
# define RCC_CIR_PLLRDYIE ((uint32_t)0x00001000) /*!< PLL Ready Interrupt Enable */
# define RCC_CIR_LSIRDYC ((uint32_t)0x00010000) /*!< LSI Ready Interrupt Clear */
# define RCC_CIR_LSERDYC ((uint32_t)0x00020000) /*!< LSE Ready Interrupt Clear */
# define RCC_CIR_HSIRDYC ((uint32_t)0x00040000) /*!< HSI Ready Interrupt Clear */
# define RCC_CIR_HSERDYC ((uint32_t)0x00080000) /*!< HSE Ready Interrupt Clear */
# define RCC_CIR_PLLRDYC ((uint32_t)0x00100000) /*!< PLL Ready Interrupt Clear */
# define RCC_CIR_CSSC ((uint32_t)0x00800000) /*!< Clock Security System Interrupt Clear */
/****************** Bit definition for RCC_APB2RSTR register *****************/
# define RCC_APB2RSTR_SYSCFGRST ((uint32_t)0x00000001) /*!< SYSCFG reset */
# define RCC_APB2RSTR_ADC1RST ((uint32_t)0x00000200) /*!< ADC1 reset */
# define RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000) /*!< SPI1 reset */
# define RCC_APB2RSTR_USART1RST ((uint32_t)0x00004000) /*!< USART1 reset */
# define RCC_APB2RSTR_TIM15RST ((uint32_t)0x00010000) /*!< TIM15 reset */
# define RCC_APB2RSTR_TIM16RST ((uint32_t)0x00020000) /*!< TIM16 reset */
# define RCC_APB2RSTR_TIM17RST ((uint32_t)0x00040000) /*!< TIM17 reset */
# define RCC_APB2RSTR_TIM19RST ((uint32_t)0x00080000) /*!< TIM19 reset */
# define RCC_APB2RSTR_SDADC1RST ((uint32_t)0x01000000) /*!< SDADC1 reset */
# define RCC_APB2RSTR_SDADC2RST ((uint32_t)0x02000000) /*!< SDADC2 reset */
# define RCC_APB2RSTR_SDADC3RST ((uint32_t)0x04000000) /*!< SDADC3 reset */
/****************** Bit definition for RCC_APB1RSTR register ******************/
# define RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001) /*!< Timer 2 reset */
# define RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002) /*!< Timer 3 reset */
# define RCC_APB1RSTR_TIM4RST ((uint32_t)0x00000004) /*!< Timer 4 reset */
# define RCC_APB1RSTR_TIM5RST ((uint32_t)0x00000008) /*!< Timer 5 reset */
# define RCC_APB1RSTR_TIM6RST ((uint32_t)0x00000010) /*!< Timer 6 reset */
# define RCC_APB1RSTR_TIM7RST ((uint32_t)0x00000020) /*!< Timer 7 reset */
# define RCC_APB1RSTR_TIM12RST ((uint32_t)0x00000040) /*!< Timer 12 reset */
# define RCC_APB1RSTR_TIM13RST ((uint32_t)0x00000080) /*!< Timer 13 reset */
# define RCC_APB1RSTR_TIM14RST ((uint32_t)0x00000100) /*!< Timer 14 reset */
# define RCC_APB1RSTR_TIM18RST ((uint32_t)0x00000200) /*!< Timer 18 reset */
# define RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800) /*!< Window Watchdog reset */
# define RCC_APB1RSTR_SPI2RST ((uint32_t)0x00004000) /*!< SPI2 reset */
# define RCC_APB1RSTR_SPI3RST ((uint32_t)0x00008000) /*!< SPI3 reset */
# define RCC_APB1RSTR_USART2RST ((uint32_t)0x00020000) /*!< USART 2 reset */
# define RCC_APB1RSTR_USART3RST ((uint32_t)0x00040000) /*!< USART 3 reset */
# define RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000) /*!< I2C 1 reset */
# define RCC_APB1RSTR_I2C2RST ((uint32_t)0x00400000) /*!< I2C 2 reset */
# define RCC_APB1RSTR_USBRST ((uint32_t)0x00800000) /*!< USB reset */
# define RCC_APB1RSTR_CAN1RST ((uint32_t)0x02000000) /*!< CAN reset */
# define RCC_APB1RSTR_DAC2RST ((uint32_t)0x04000000) /*!< DAC 2 reset */
# define RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000) /*!< PWR reset */
# define RCC_APB1RSTR_DAC1RST ((uint32_t)0x20000000) /*!< DAC 1 reset */
# define RCC_APB1RSTR_CECRST ((uint32_t)0x40000000) /*!< CEC reset */
/****************** Bit definition for RCC_AHBENR register ******************/
# define RCC_AHBENR_DMA1EN ((uint32_t)0x00000001) /*!< DMA1 clock enable */
# define RCC_AHBENR_DMA2EN ((uint32_t)0x00000002) /*!< DMA2 clock enable */
# define RCC_AHBENR_SRAMEN ((uint32_t)0x00000004) /*!< SRAM interface clock enable */
# define RCC_AHBENR_FLITFEN ((uint32_t)0x00000010) /*!< FLITF clock enable */
# define RCC_AHBENR_CRCEN ((uint32_t)0x00000040) /*!< CRC clock enable */
# define RCC_AHBENR_GPIOAEN ((uint32_t)0x00020000) /*!< GPIOA clock enable */
# define RCC_AHBENR_GPIOBEN ((uint32_t)0x00040000) /*!< GPIOB clock enable */
# define RCC_AHBENR_GPIOCEN ((uint32_t)0x00080000) /*!< GPIOC clock enable */
# define RCC_AHBENR_GPIODEN ((uint32_t)0x00100000) /*!< GPIOD clock enable */
# define RCC_AHBENR_GPIOEEN ((uint32_t)0x00200000) /*!< GPIOE clock enable */
# define RCC_AHBENR_GPIOFEN ((uint32_t)0x00400000) /*!< GPIOF clock enable */
# define RCC_AHBENR_TSEN ((uint32_t)0x01000000) /*!< TS clock enable */
/***************** Bit definition for RCC_APB2ENR register ******************/
# define RCC_APB2ENR_SYSCFGEN ((uint32_t)0x00000001) /*!< SYSCFG clock enable */
# define RCC_APB2ENR_ADC1EN ((uint32_t)0x00000200) /*!< ADC1 clock enable */
# define RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000) /*!< SPI1 clock enable */
# define RCC_APB2ENR_USART1EN ((uint32_t)0x00004000) /*!< USART1 clock enable */
# define RCC_APB2ENR_TIM15EN ((uint32_t)0x00010000) /*!< TIM15 clock enable */
# define RCC_APB2ENR_TIM16EN ((uint32_t)0x00020000) /*!< TIM16 clock enable */
# define RCC_APB2ENR_TIM17EN ((uint32_t)0x00040000) /*!< TIM17 clock enable */
# define RCC_APB2ENR_TIM19EN ((uint32_t)0x00080000) /*!< TIM19 clock enable */
# define RCC_APB2ENR_SDADC1EN ((uint32_t)0x01000000) /*!< SDADC1 clock enable */
# define RCC_APB2ENR_SDADC2EN ((uint32_t)0x02000000) /*!< SDADC2 clock enable */
# define RCC_APB2ENR_SDADC3EN ((uint32_t)0x04000000) /*!< SDADC3 clock enable */
/****************** Bit definition for RCC_APB1ENR register ******************/
# define RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001) /*!< Timer 2 clock enable */
# define RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002) /*!< Timer 3 clock enable */
# define RCC_APB1ENR_TIM4EN ((uint32_t)0x00000004) /*!< Timer 4 clock enable */
# define RCC_APB1ENR_TIM5EN ((uint32_t)0x00000008) /*!< Timer 5 clock enable */
# define RCC_APB1ENR_TIM6EN ((uint32_t)0x00000010) /*!< Timer 6 clock enable */
# define RCC_APB1ENR_TIM7EN ((uint32_t)0x00000020) /*!< Timer 7 clock enable */
# define RCC_APB1ENR_TIM12EN ((uint32_t)0x00000040) /*!< Timer 12 clock enable */
# define RCC_APB1ENR_TIM13EN ((uint32_t)0x00000080) /*!< Timer 13 clock enable */
# define RCC_APB1ENR_TIM14EN ((uint32_t)0x00000100) /*!< Timer 14 clock enable */
# define RCC_APB1ENR_TIM18EN ((uint32_t)0x00000200) /*!< Timer 18 clock enable */
# define RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800) /*!< Window Watchdog clock enable */
# define RCC_APB1ENR_SPI2EN ((uint32_t)0x00004000) /*!< SPI2 clock enable */
# define RCC_APB1ENR_SPI3EN ((uint32_t)0x00008000) /*!< SPI3 clock enable */
# define RCC_APB1ENR_USART2EN ((uint32_t)0x00020000) /*!< USART 2 clock enable */
# define RCC_APB1ENR_USART3EN ((uint32_t)0x00040000) /*!< USART 3 clock enable */
# define RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000) /*!< I2C 1 clock enable */
# define RCC_APB1ENR_I2C2EN ((uint32_t)0x00400000) /*!< I2C 2 clock enable */
# define RCC_APB1ENR_USBEN ((uint32_t)0x00800000) /*!< USB clock enable */
# define RCC_APB1ENR_CAN1EN ((uint32_t)0x02000000) /*!< CAN clock enable */
# define RCC_APB1ENR_DAC2EN ((uint32_t)0x04000000) /*!< DAC 2 clock enable */
# define RCC_APB1ENR_PWREN ((uint32_t)0x10000000) /*!< PWR clock enable */
# define RCC_APB1ENR_DAC1EN ((uint32_t)0x20000000) /*!< DAC 1 clock enable */
# define RCC_APB1ENR_CECEN ((uint32_t)0x40000000) /*!< CEC clock enable */
/******************** Bit definition for RCC_BDCR register ******************/
# define RCC_BDCR_LSEON ((uint32_t)0x00000001) /*!< External Low Speed oscillator enable */
# define RCC_BDCR_LSERDY ((uint32_t)0x00000002) /*!< External Low Speed oscillator Ready */
# define RCC_BDCR_LSEBYP ((uint32_t)0x00000004) /*!< External Low Speed oscillator Bypass */
# define RCC_BDCR_LSEDRV ((uint32_t)0x00000018) /*!< LSEDRV[1:0] bits (LSE Osc. drive capability) */
# define RCC_BDCR_LSEDRV_0 ((uint32_t)0x00000008) /*!< Bit 0 */
# define RCC_BDCR_LSEDRV_1 ((uint32_t)0x00000010) /*!< Bit 1 */
# define RCC_BDCR_RTCSEL ((uint32_t)0x00000300) /*!< RTCSEL[1:0] bits (RTC clock source selection) */
# define RCC_BDCR_RTCSEL_0 ((uint32_t)0x00000100) /*!< Bit 0 */
# define RCC_BDCR_RTCSEL_1 ((uint32_t)0x00000200) /*!< Bit 1 */
/*!< RTC configuration */
# define RCC_BDCR_RTCSEL_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */
# define RCC_BDCR_RTCSEL_LSE ((uint32_t)0x00000100) /*!< LSE oscillator clock used as RTC clock */
# define RCC_BDCR_RTCSEL_LSI ((uint32_t)0x00000200) /*!< LSI oscillator clock used as RTC clock */
# define RCC_BDCR_RTCSEL_HSE ((uint32_t)0x00000300) /*!< HSE oscillator clock divided by 32 used as RTC clock */
# define RCC_BDCR_RTCEN ((uint32_t)0x00008000) /*!< RTC clock enable */
# define RCC_BDCR_BDRST ((uint32_t)0x00010000) /*!< Backup domain software reset */
/******************** Bit definition for RCC_CSR register *******************/
# define RCC_CSR_LSION ((uint32_t)0x00000001) /*!< Internal Low Speed oscillator enable */
# define RCC_CSR_LSIRDY ((uint32_t)0x00000002) /*!< Internal Low Speed oscillator Ready */
# define RCC_CSR_V18PWRRSTF ((uint32_t)0x00800000) /*!< V1.8 power domain reset flag */
# define RCC_CSR_RMVF ((uint32_t)0x01000000) /*!< Remove reset flag */
# define RCC_CSR_OBL ((uint32_t)0x02000000) /*!< OBL reset flag */
# define RCC_CSR_PINRSTF ((uint32_t)0x04000000) /*!< PIN reset flag */
# define RCC_CSR_PORRSTF ((uint32_t)0x08000000) /*!< POR/PDR reset flag */
# define RCC_CSR_SFTRSTF ((uint32_t)0x10000000) /*!< Software Reset flag */
# define RCC_CSR_IWDGRSTF ((uint32_t)0x20000000) /*!< Independent Watchdog reset flag */
# define RCC_CSR_WWDGRSTF ((uint32_t)0x40000000) /*!< Window watchdog reset flag */
# define RCC_CSR_LPWRRSTF ((uint32_t)0x80000000) /*!< Low-Power reset flag */
/******************* Bit definition for RCC_AHBRSTR register ****************/
# define RCC_AHBRSTR_GPIOARST ((uint32_t)0x00020000) /*!< GPIOA reset */
# define RCC_AHBRSTR_GPIOBRST ((uint32_t)0x00040000) /*!< GPIOB reset */
# define RCC_AHBRSTR_GPIOCRST ((uint32_t)0x00080000) /*!< GPIOC reset */
# define RCC_AHBRSTR_GPIODRST ((uint32_t)0x00010000) /*!< GPIOD reset */
# define RCC_AHBRSTR_GPIOFRST ((uint32_t)0x00040000) /*!< GPIOF reset */
# define RCC_AHBRSTR_TSRST ((uint32_t)0x00100000) /*!< TS reset */
/******************* Bit definition for RCC_CFGR2 register ******************/
/*!< PREDIV1 configuration */
# define RCC_CFGR2_PREDIV1 ((uint32_t)0x0000000F) /*!< PREDIV1[3:0] bits */
# define RCC_CFGR2_PREDIV1_0 ((uint32_t)0x00000001) /*!< Bit 0 */
# define RCC_CFGR2_PREDIV1_1 ((uint32_t)0x00000002) /*!< Bit 1 */
# define RCC_CFGR2_PREDIV1_2 ((uint32_t)0x00000004) /*!< Bit 2 */
# define RCC_CFGR2_PREDIV1_3 ((uint32_t)0x00000008) /*!< Bit 3 */
# define RCC_CFGR2_PREDIV1_DIV1 ((uint32_t)0x00000000) /*!< PREDIV1 input clock not divided */
# define RCC_CFGR2_PREDIV1_DIV2 ((uint32_t)0x00000001) /*!< PREDIV1 input clock divided by 2 */
# define RCC_CFGR2_PREDIV1_DIV3 ((uint32_t)0x00000002) /*!< PREDIV1 input clock divided by 3 */
# define RCC_CFGR2_PREDIV1_DIV4 ((uint32_t)0x00000003) /*!< PREDIV1 input clock divided by 4 */
# define RCC_CFGR2_PREDIV1_DIV5 ((uint32_t)0x00000004) /*!< PREDIV1 input clock divided by 5 */
# define RCC_CFGR2_PREDIV1_DIV6 ((uint32_t)0x00000005) /*!< PREDIV1 input clock divided by 6 */
# define RCC_CFGR2_PREDIV1_DIV7 ((uint32_t)0x00000006) /*!< PREDIV1 input clock divided by 7 */
# define RCC_CFGR2_PREDIV1_DIV8 ((uint32_t)0x00000007) /*!< PREDIV1 input clock divided by 8 */
# define RCC_CFGR2_PREDIV1_DIV9 ((uint32_t)0x00000008) /*!< PREDIV1 input clock divided by 9 */
# define RCC_CFGR2_PREDIV1_DIV10 ((uint32_t)0x00000009) /*!< PREDIV1 input clock divided by 10 */
# define RCC_CFGR2_PREDIV1_DIV11 ((uint32_t)0x0000000A) /*!< PREDIV1 input clock divided by 11 */
# define RCC_CFGR2_PREDIV1_DIV12 ((uint32_t)0x0000000B) /*!< PREDIV1 input clock divided by 12 */
# define RCC_CFGR2_PREDIV1_DIV13 ((uint32_t)0x0000000C) /*!< PREDIV1 input clock divided by 13 */
# define RCC_CFGR2_PREDIV1_DIV14 ((uint32_t)0x0000000D) /*!< PREDIV1 input clock divided by 14 */
# define RCC_CFGR2_PREDIV1_DIV15 ((uint32_t)0x0000000E) /*!< PREDIV1 input clock divided by 15 */
# define RCC_CFGR2_PREDIV1_DIV16 ((uint32_t)0x0000000F) /*!< PREDIV1 input clock divided by 16 */
/******************* Bit definition for RCC_CFGR3 register ******************/
# define RCC_CFGR3_USART1SW ((uint32_t)0x00000003) /*!< USART1SW[1:0] bits */
# define RCC_CFGR3_USART1SW_0 ((uint32_t)0x00000001) /*!< Bit 0 */
# define RCC_CFGR3_USART1SW_1 ((uint32_t)0x00000002) /*!< Bit 1 */
# define RCC_CFGR3_I2CSW ((uint32_t)0x00000030) /*!< I2CSW bits */
# define RCC_CFGR3_I2C1SW ((uint32_t)0x00000010) /*!< I2C1SW bits */
# define RCC_CFGR3_I2C2SW ((uint32_t)0x00000020) /*!< I2C2SW bits */
# define RCC_CFGR3_CECSW ((uint32_t)0x00000040) /*!< CECSW bits */
# define RCC_CFGR3_USART2SW ((uint32_t)0x00030000) /*!< USART2SW[1:0] bits */
# define RCC_CFGR3_USART2SW_0 ((uint32_t)0x00010000) /*!< Bit 0 */
# define RCC_CFGR3_USART2SW_1 ((uint32_t)0x00020000) /*!< Bit 1 */
# define RCC_CFGR3_USART3SW ((uint32_t)0x000C0000) /*!< USART3SW[1:0] bits */
# define RCC_CFGR3_USART3SW_0 ((uint32_t)0x00040000) /*!< Bit 0 */
# define RCC_CFGR3_USART3SW_1 ((uint32_t)0x00080000) /*!< Bit 1 */
/******************************************************************************/
/* */
/* Real-Time Clock (RTC) */
/* */
/******************************************************************************/
/******************** Bits definition for RTC_TR register *******************/
# define RTC_TR_PM ((uint32_t)0x00400000)
# define RTC_TR_HT ((uint32_t)0x00300000)
# define RTC_TR_HT_0 ((uint32_t)0x00100000)
# define RTC_TR_HT_1 ((uint32_t)0x00200000)
# define RTC_TR_HU ((uint32_t)0x000F0000)
# define RTC_TR_HU_0 ((uint32_t)0x00010000)
# define RTC_TR_HU_1 ((uint32_t)0x00020000)
# define RTC_TR_HU_2 ((uint32_t)0x00040000)
# define RTC_TR_HU_3 ((uint32_t)0x00080000)
# define RTC_TR_MNT ((uint32_t)0x00007000)
# define RTC_TR_MNT_0 ((uint32_t)0x00001000)
# define RTC_TR_MNT_1 ((uint32_t)0x00002000)
# define RTC_TR_MNT_2 ((uint32_t)0x00004000)
# define RTC_TR_MNU ((uint32_t)0x00000F00)
# define RTC_TR_MNU_0 ((uint32_t)0x00000100)
# define RTC_TR_MNU_1 ((uint32_t)0x00000200)
# define RTC_TR_MNU_2 ((uint32_t)0x00000400)
# define RTC_TR_MNU_3 ((uint32_t)0x00000800)
# define RTC_TR_ST ((uint32_t)0x00000070)
# define RTC_TR_ST_0 ((uint32_t)0x00000010)
# define RTC_TR_ST_1 ((uint32_t)0x00000020)
# define RTC_TR_ST_2 ((uint32_t)0x00000040)
# define RTC_TR_SU ((uint32_t)0x0000000F)
# define RTC_TR_SU_0 ((uint32_t)0x00000001)
# define RTC_TR_SU_1 ((uint32_t)0x00000002)
# define RTC_TR_SU_2 ((uint32_t)0x00000004)
# define RTC_TR_SU_3 ((uint32_t)0x00000008)
/******************** Bits definition for RTC_DR register *******************/
# define RTC_DR_YT ((uint32_t)0x00F00000)
# define RTC_DR_YT_0 ((uint32_t)0x00100000)
# define RTC_DR_YT_1 ((uint32_t)0x00200000)
# define RTC_DR_YT_2 ((uint32_t)0x00400000)
# define RTC_DR_YT_3 ((uint32_t)0x00800000)
# define RTC_DR_YU ((uint32_t)0x000F0000)
# define RTC_DR_YU_0 ((uint32_t)0x00010000)
# define RTC_DR_YU_1 ((uint32_t)0x00020000)
# define RTC_DR_YU_2 ((uint32_t)0x00040000)
# define RTC_DR_YU_3 ((uint32_t)0x00080000)
# define RTC_DR_WDU ((uint32_t)0x0000E000)
# define RTC_DR_WDU_0 ((uint32_t)0x00002000)
# define RTC_DR_WDU_1 ((uint32_t)0x00004000)
# define RTC_DR_WDU_2 ((uint32_t)0x00008000)
# define RTC_DR_MT ((uint32_t)0x00001000)
# define RTC_DR_MU ((uint32_t)0x00000F00)
# define RTC_DR_MU_0 ((uint32_t)0x00000100)
# define RTC_DR_MU_1 ((uint32_t)0x00000200)
# define RTC_DR_MU_2 ((uint32_t)0x00000400)
# define RTC_DR_MU_3 ((uint32_t)0x00000800)
# define RTC_DR_DT ((uint32_t)0x00000030)
# define RTC_DR_DT_0 ((uint32_t)0x00000010)
# define RTC_DR_DT_1 ((uint32_t)0x00000020)
# define RTC_DR_DU ((uint32_t)0x0000000F)
# define RTC_DR_DU_0 ((uint32_t)0x00000001)
# define RTC_DR_DU_1 ((uint32_t)0x00000002)
# define RTC_DR_DU_2 ((uint32_t)0x00000004)
# define RTC_DR_DU_3 ((uint32_t)0x00000008)
/******************** Bits definition for RTC_CR register *******************/
# define RTC_CR_COE ((uint32_t)0x00800000)
# define RTC_CR_OSEL ((uint32_t)0x00600000)
# define RTC_CR_OSEL_0 ((uint32_t)0x00200000)
# define RTC_CR_OSEL_1 ((uint32_t)0x00400000)
# define RTC_CR_POL ((uint32_t)0x00100000)
# define RTC_CR_COSEL ((uint32_t)0x00080000)
# define RTC_CR_BCK ((uint32_t)0x00040000)
# define RTC_CR_SUB1H ((uint32_t)0x00020000)
# define RTC_CR_ADD1H ((uint32_t)0x00010000)
# define RTC_CR_TSIE ((uint32_t)0x00008000)
# define RTC_CR_WUTIE ((uint32_t)0x00004000)
# define RTC_CR_ALRBIE ((uint32_t)0x00002000)
# define RTC_CR_ALRAIE ((uint32_t)0x00001000)
# define RTC_CR_TSE ((uint32_t)0x00000800)
# define RTC_CR_WUTE ((uint32_t)0x00000400)
# define RTC_CR_ALRBE ((uint32_t)0x00000200)
# define RTC_CR_ALRAE ((uint32_t)0x00000100)
# define RTC_CR_FMT ((uint32_t)0x00000040)
# define RTC_CR_BYPSHAD ((uint32_t)0x00000020)
# define RTC_CR_REFCKON ((uint32_t)0x00000010)
# define RTC_CR_TSEDGE ((uint32_t)0x00000008)
# define RTC_CR_WUCKSEL ((uint32_t)0x00000007)
# define RTC_CR_WUCKSEL_0 ((uint32_t)0x00000001)
# define RTC_CR_WUCKSEL_1 ((uint32_t)0x00000002)
# define RTC_CR_WUCKSEL_2 ((uint32_t)0x00000004)
/******************** Bits definition for RTC_ISR register ******************/
# define RTC_ISR_RECALPF ((uint32_t)0x00010000)
# define RTC_ISR_TAMP3F ((uint32_t)0x00008000)
# define RTC_ISR_TAMP2F ((uint32_t)0x00004000)
# define RTC_ISR_TAMP1F ((uint32_t)0x00002000)
# define RTC_ISR_TSOVF ((uint32_t)0x00001000)
# define RTC_ISR_TSF ((uint32_t)0x00000800)
# define RTC_ISR_WUTF ((uint32_t)0x00000400)
# define RTC_ISR_ALRBF ((uint32_t)0x00000200)
# define RTC_ISR_ALRAF ((uint32_t)0x00000100)
# define RTC_ISR_INIT ((uint32_t)0x00000080)
# define RTC_ISR_INITF ((uint32_t)0x00000040)
# define RTC_ISR_RSF ((uint32_t)0x00000020)
# define RTC_ISR_INITS ((uint32_t)0x00000010)
# define RTC_ISR_SHPF ((uint32_t)0x00000008)
# define RTC_ISR_WUTWF ((uint32_t)0x00000004)
# define RTC_ISR_ALRBWF ((uint32_t)0x00000002)
# define RTC_ISR_ALRAWF ((uint32_t)0x00000001)
/******************** Bits definition for RTC_PRER register *****************/
# define RTC_PRER_PREDIV_A ((uint32_t)0x007F0000)
# define RTC_PRER_PREDIV_S ((uint32_t)0x00007FFF)
/******************** Bits definition for RTC_WUTR register *****************/
# define RTC_WUTR_WUT ((uint32_t)0x0000FFFF)
/******************** Bits definition for RTC_ALRMAR register ***************/
# define RTC_ALRMAR_MSK4 ((uint32_t)0x80000000)
# define RTC_ALRMAR_WDSEL ((uint32_t)0x40000000)
# define RTC_ALRMAR_DT ((uint32_t)0x30000000)
# define RTC_ALRMAR_DT_0 ((uint32_t)0x10000000)
# define RTC_ALRMAR_DT_1 ((uint32_t)0x20000000)
# define RTC_ALRMAR_DU ((uint32_t)0x0F000000)
# define RTC_ALRMAR_DU_0 ((uint32_t)0x01000000)
# define RTC_ALRMAR_DU_1 ((uint32_t)0x02000000)
# define RTC_ALRMAR_DU_2 ((uint32_t)0x04000000)
# define RTC_ALRMAR_DU_3 ((uint32_t)0x08000000)
# define RTC_ALRMAR_MSK3 ((uint32_t)0x00800000)
# define RTC_ALRMAR_PM ((uint32_t)0x00400000)
# define RTC_ALRMAR_HT ((uint32_t)0x00300000)
# define RTC_ALRMAR_HT_0 ((uint32_t)0x00100000)
# define RTC_ALRMAR_HT_1 ((uint32_t)0x00200000)
# define RTC_ALRMAR_HU ((uint32_t)0x000F0000)
# define RTC_ALRMAR_HU_0 ((uint32_t)0x00010000)
# define RTC_ALRMAR_HU_1 ((uint32_t)0x00020000)
# define RTC_ALRMAR_HU_2 ((uint32_t)0x00040000)
# define RTC_ALRMAR_HU_3 ((uint32_t)0x00080000)
# define RTC_ALRMAR_MSK2 ((uint32_t)0x00008000)
# define RTC_ALRMAR_MNT ((uint32_t)0x00007000)
# define RTC_ALRMAR_MNT_0 ((uint32_t)0x00001000)
# define RTC_ALRMAR_MNT_1 ((uint32_t)0x00002000)
# define RTC_ALRMAR_MNT_2 ((uint32_t)0x00004000)
# define RTC_ALRMAR_MNU ((uint32_t)0x00000F00)
# define RTC_ALRMAR_MNU_0 ((uint32_t)0x00000100)
# define RTC_ALRMAR_MNU_1 ((uint32_t)0x00000200)
# define RTC_ALRMAR_MNU_2 ((uint32_t)0x00000400)
# define RTC_ALRMAR_MNU_3 ((uint32_t)0x00000800)
# define RTC_ALRMAR_MSK1 ((uint32_t)0x00000080)
# define RTC_ALRMAR_ST ((uint32_t)0x00000070)
# define RTC_ALRMAR_ST_0 ((uint32_t)0x00000010)
# define RTC_ALRMAR_ST_1 ((uint32_t)0x00000020)
# define RTC_ALRMAR_ST_2 ((uint32_t)0x00000040)
# define RTC_ALRMAR_SU ((uint32_t)0x0000000F)
# define RTC_ALRMAR_SU_0 ((uint32_t)0x00000001)
# define RTC_ALRMAR_SU_1 ((uint32_t)0x00000002)
# define RTC_ALRMAR_SU_2 ((uint32_t)0x00000004)
# define RTC_ALRMAR_SU_3 ((uint32_t)0x00000008)
/******************** Bits definition for RTC_ALRMBR register ***************/
# define RTC_ALRMBR_MSK4 ((uint32_t)0x80000000)
# define RTC_ALRMBR_WDSEL ((uint32_t)0x40000000)
# define RTC_ALRMBR_DT ((uint32_t)0x30000000)
# define RTC_ALRMBR_DT_0 ((uint32_t)0x10000000)
# define RTC_ALRMBR_DT_1 ((uint32_t)0x20000000)
# define RTC_ALRMBR_DU ((uint32_t)0x0F000000)
# define RTC_ALRMBR_DU_0 ((uint32_t)0x01000000)
# define RTC_ALRMBR_DU_1 ((uint32_t)0x02000000)
# define RTC_ALRMBR_DU_2 ((uint32_t)0x04000000)
# define RTC_ALRMBR_DU_3 ((uint32_t)0x08000000)
# define RTC_ALRMBR_MSK3 ((uint32_t)0x00800000)
# define RTC_ALRMBR_PM ((uint32_t)0x00400000)
# define RTC_ALRMBR_HT ((uint32_t)0x00300000)
# define RTC_ALRMBR_HT_0 ((uint32_t)0x00100000)
# define RTC_ALRMBR_HT_1 ((uint32_t)0x00200000)
# define RTC_ALRMBR_HU ((uint32_t)0x000F0000)
# define RTC_ALRMBR_HU_0 ((uint32_t)0x00010000)
# define RTC_ALRMBR_HU_1 ((uint32_t)0x00020000)
# define RTC_ALRMBR_HU_2 ((uint32_t)0x00040000)
# define RTC_ALRMBR_HU_3 ((uint32_t)0x00080000)
# define RTC_ALRMBR_MSK2 ((uint32_t)0x00008000)
# define RTC_ALRMBR_MNT ((uint32_t)0x00007000)
# define RTC_ALRMBR_MNT_0 ((uint32_t)0x00001000)
# define RTC_ALRMBR_MNT_1 ((uint32_t)0x00002000)
# define RTC_ALRMBR_MNT_2 ((uint32_t)0x00004000)
# define RTC_ALRMBR_MNU ((uint32_t)0x00000F00)
# define RTC_ALRMBR_MNU_0 ((uint32_t)0x00000100)
# define RTC_ALRMBR_MNU_1 ((uint32_t)0x00000200)
# define RTC_ALRMBR_MNU_2 ((uint32_t)0x00000400)
# define RTC_ALRMBR_MNU_3 ((uint32_t)0x00000800)
# define RTC_ALRMBR_MSK1 ((uint32_t)0x00000080)
# define RTC_ALRMBR_ST ((uint32_t)0x00000070)
# define RTC_ALRMBR_ST_0 ((uint32_t)0x00000010)
# define RTC_ALRMBR_ST_1 ((uint32_t)0x00000020)
# define RTC_ALRMBR_ST_2 ((uint32_t)0x00000040)
# define RTC_ALRMBR_SU ((uint32_t)0x0000000F)
# define RTC_ALRMBR_SU_0 ((uint32_t)0x00000001)
# define RTC_ALRMBR_SU_1 ((uint32_t)0x00000002)
# define RTC_ALRMBR_SU_2 ((uint32_t)0x00000004)
# define RTC_ALRMBR_SU_3 ((uint32_t)0x00000008)
/******************** Bits definition for RTC_WPR register ******************/
# define RTC_WPR_KEY ((uint32_t)0x000000FF)
/******************** Bits definition for RTC_SSR register ******************/
# define RTC_SSR_SS ((uint32_t)0x0000FFFF)
/******************** Bits definition for RTC_SHIFTR register ***************/
# define RTC_SHIFTR_SUBFS ((uint32_t)0x00007FFF)
# define RTC_SHIFTR_ADD1S ((uint32_t)0x80000000)
/******************** Bits definition for RTC_TSTR register *****************/
# define RTC_TSTR_PM ((uint32_t)0x00400000)
# define RTC_TSTR_HT ((uint32_t)0x00300000)
# define RTC_TSTR_HT_0 ((uint32_t)0x00100000)
# define RTC_TSTR_HT_1 ((uint32_t)0x00200000)
# define RTC_TSTR_HU ((uint32_t)0x000F0000)
# define RTC_TSTR_HU_0 ((uint32_t)0x00010000)
# define RTC_TSTR_HU_1 ((uint32_t)0x00020000)
# define RTC_TSTR_HU_2 ((uint32_t)0x00040000)
# define RTC_TSTR_HU_3 ((uint32_t)0x00080000)
# define RTC_TSTR_MNT ((uint32_t)0x00007000)
# define RTC_TSTR_MNT_0 ((uint32_t)0x00001000)
# define RTC_TSTR_MNT_1 ((uint32_t)0x00002000)
# define RTC_TSTR_MNT_2 ((uint32_t)0x00004000)
# define RTC_TSTR_MNU ((uint32_t)0x00000F00)
# define RTC_TSTR_MNU_0 ((uint32_t)0x00000100)
# define RTC_TSTR_MNU_1 ((uint32_t)0x00000200)
# define RTC_TSTR_MNU_2 ((uint32_t)0x00000400)
# define RTC_TSTR_MNU_3 ((uint32_t)0x00000800)
# define RTC_TSTR_ST ((uint32_t)0x00000070)
# define RTC_TSTR_ST_0 ((uint32_t)0x00000010)
# define RTC_TSTR_ST_1 ((uint32_t)0x00000020)
# define RTC_TSTR_ST_2 ((uint32_t)0x00000040)
# define RTC_TSTR_SU ((uint32_t)0x0000000F)
# define RTC_TSTR_SU_0 ((uint32_t)0x00000001)
# define RTC_TSTR_SU_1 ((uint32_t)0x00000002)
# define RTC_TSTR_SU_2 ((uint32_t)0x00000004)
# define RTC_TSTR_SU_3 ((uint32_t)0x00000008)
/******************** Bits definition for RTC_TSDR register *****************/
# define RTC_TSDR_WDU ((uint32_t)0x0000E000)
# define RTC_TSDR_WDU_0 ((uint32_t)0x00002000)
# define RTC_TSDR_WDU_1 ((uint32_t)0x00004000)
# define RTC_TSDR_WDU_2 ((uint32_t)0x00008000)
# define RTC_TSDR_MT ((uint32_t)0x00001000)
# define RTC_TSDR_MU ((uint32_t)0x00000F00)
# define RTC_TSDR_MU_0 ((uint32_t)0x00000100)
# define RTC_TSDR_MU_1 ((uint32_t)0x00000200)
# define RTC_TSDR_MU_2 ((uint32_t)0x00000400)
# define RTC_TSDR_MU_3 ((uint32_t)0x00000800)
# define RTC_TSDR_DT ((uint32_t)0x00000030)
# define RTC_TSDR_DT_0 ((uint32_t)0x00000010)
# define RTC_TSDR_DT_1 ((uint32_t)0x00000020)
# define RTC_TSDR_DU ((uint32_t)0x0000000F)
# define RTC_TSDR_DU_0 ((uint32_t)0x00000001)
# define RTC_TSDR_DU_1 ((uint32_t)0x00000002)
# define RTC_TSDR_DU_2 ((uint32_t)0x00000004)
# define RTC_TSDR_DU_3 ((uint32_t)0x00000008)
/******************** Bits definition for RTC_TSSSR register ****************/
# define RTC_TSSSR_SS ((uint32_t)0x0000FFFF)
/******************** Bits definition for RTC_CAL register *****************/
# define RTC_CALR_CALP ((uint32_t)0x00008000)
# define RTC_CALR_CALW8 ((uint32_t)0x00004000)
# define RTC_CALR_CALW16 ((uint32_t)0x00002000)
# define RTC_CALR_CALM ((uint32_t)0x000001FF)
# define RTC_CALR_CALM_0 ((uint32_t)0x00000001)
# define RTC_CALR_CALM_1 ((uint32_t)0x00000002)
# define RTC_CALR_CALM_2 ((uint32_t)0x00000004)
# define RTC_CALR_CALM_3 ((uint32_t)0x00000008)
# define RTC_CALR_CALM_4 ((uint32_t)0x00000010)
# define RTC_CALR_CALM_5 ((uint32_t)0x00000020)
# define RTC_CALR_CALM_6 ((uint32_t)0x00000040)
# define RTC_CALR_CALM_7 ((uint32_t)0x00000080)
# define RTC_CALR_CALM_8 ((uint32_t)0x00000100)
/******************** Bits definition for RTC_TAFCR register ****************/
# define RTC_TAFCR_ALARMOUTTYPE ((uint32_t)0x00040000)
# define RTC_TAFCR_TAMPPUDIS ((uint32_t)0x00008000)
# define RTC_TAFCR_TAMPPRCH ((uint32_t)0x00006000)
# define RTC_TAFCR_TAMPPRCH_0 ((uint32_t)0x00002000)
# define RTC_TAFCR_TAMPPRCH_1 ((uint32_t)0x00004000)
# define RTC_TAFCR_TAMPFLT ((uint32_t)0x00001800)
# define RTC_TAFCR_TAMPFLT_0 ((uint32_t)0x00000800)
# define RTC_TAFCR_TAMPFLT_1 ((uint32_t)0x00001000)
# define RTC_TAFCR_TAMPFREQ ((uint32_t)0x00000700)
# define RTC_TAFCR_TAMPFREQ_0 ((uint32_t)0x00000100)
# define RTC_TAFCR_TAMPFREQ_1 ((uint32_t)0x00000200)
# define RTC_TAFCR_TAMPFREQ_2 ((uint32_t)0x00000400)
# define RTC_TAFCR_TAMPTS ((uint32_t)0x00000080)
# define RTC_TAFCR_TAMP3TRG ((uint32_t)0x00000040)
# define RTC_TAFCR_TAMP3E ((uint32_t)0x00000020)
# define RTC_TAFCR_TAMP2TRG ((uint32_t)0x00000010)
# define RTC_TAFCR_TAMP2E ((uint32_t)0x00000008)
# define RTC_TAFCR_TAMPIE ((uint32_t)0x00000004)
# define RTC_TAFCR_TAMP1TRG ((uint32_t)0x00000002)
# define RTC_TAFCR_TAMP1E ((uint32_t)0x00000001)
/******************** Bits definition for RTC_ALRMASSR register *************/
# define RTC_ALRMASSR_MASKSS ((uint32_t)0x0F000000)
# define RTC_ALRMASSR_MASKSS_0 ((uint32_t)0x01000000)
# define RTC_ALRMASSR_MASKSS_1 ((uint32_t)0x02000000)
# define RTC_ALRMASSR_MASKSS_2 ((uint32_t)0x04000000)
# define RTC_ALRMASSR_MASKSS_3 ((uint32_t)0x08000000)
# define RTC_ALRMASSR_SS ((uint32_t)0x00007FFF)
/******************** Bits definition for RTC_ALRMBSSR register *************/
# define RTC_ALRMBSSR_MASKSS ((uint32_t)0x0F000000)
# define RTC_ALRMBSSR_MASKSS_0 ((uint32_t)0x01000000)
# define RTC_ALRMBSSR_MASKSS_1 ((uint32_t)0x02000000)
# define RTC_ALRMBSSR_MASKSS_2 ((uint32_t)0x04000000)
# define RTC_ALRMBSSR_MASKSS_3 ((uint32_t)0x08000000)
# define RTC_ALRMBSSR_SS ((uint32_t)0x00007FFF)
/******************** Bits definition for RTC_BKP0R register ****************/
# define RTC_BKP0R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP1R register ****************/
# define RTC_BKP1R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP2R register ****************/
# define RTC_BKP2R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP3R register ****************/
# define RTC_BKP3R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP4R register ****************/
# define RTC_BKP4R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP5R register ****************/
# define RTC_BKP5R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP6R register ****************/
# define RTC_BKP6R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP7R register ****************/
# define RTC_BKP7R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP8R register ****************/
# define RTC_BKP8R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP9R register ****************/
# define RTC_BKP9R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP10R register ***************/
# define RTC_BKP10R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP11R register ***************/
# define RTC_BKP11R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP12R register ***************/
# define RTC_BKP12R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP13R register ***************/
# define RTC_BKP13R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP14R register ***************/
# define RTC_BKP14R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP15R register ***************/
# define RTC_BKP15R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP16R register ***************/
# define RTC_BKP16R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP17R register ***************/
# define RTC_BKP17R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP18R register ***************/
# define RTC_BKP18R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP19R register ***************/
# define RTC_BKP19R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP20R register ***************/
# define RTC_BKP20R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP21R register ***************/
# define RTC_BKP21R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP22R register ***************/
# define RTC_BKP22R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP23R register ***************/
# define RTC_BKP23R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP24R register ***************/
# define RTC_BKP24R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP25R register ***************/
# define RTC_BKP25R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP26R register ***************/
# define RTC_BKP26R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP27R register ***************/
# define RTC_BKP27R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP28R register ***************/
# define RTC_BKP28R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP29R register ***************/
# define RTC_BKP29R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP30R register ***************/
# define RTC_BKP30R ((uint32_t)0xFFFFFFFF)
/******************** Bits definition for RTC_BKP31R register ***************/
# define RTC_BKP31R ((uint32_t)0xFFFFFFFF)
/******************************************************************************/
/* */
/* Sigma-Delta Analog to Digital Converter (SDADC) */
/* */
/******************************************************************************/
/***************** Bit definition for SDADC_CR1 register ********************/
# define SDADC_CR1_EOCALIE ((uint32_t)0x00000001) /*!< End of calibration interrupt enable */
# define SDADC_CR1_JEOCIE ((uint32_t)0x00000002) /*!< Injected end of conversion interrupt enable */
# define SDADC_CR1_JOVRIE ((uint32_t)0x00000004) /*!< Injected data overrun interrupt enable */
# define SDADC_CR1_REOCIE ((uint32_t)0x00000008) /*!< Regular end of conversion interrupt enable */
# define SDADC_CR1_ROVRIE ((uint32_t)0x00000010) /*!< Regular data overrun interrupt enable */
# define SDADC_CR1_REFV ((uint32_t)0x00000300) /*!< Reference voltage selection */
# define SDADC_CR1_REFV_0 ((uint32_t)0x00000100) /*!< Reference voltage selection bit 0 */
# define SDADC_CR1_REFV_1 ((uint32_t)0x00000200) /*!< Reference voltage selection bit 1 */
# define SDADC_CR1_SLOWCK ((uint32_t)0x00000400) /*!< Slow clock mode enable */
# define SDADC_CR1_SBI ((uint32_t)0x00000800) /*!< Enter standby mode when idle */
# define SDADC_CR1_PDI ((uint32_t)0x00001000) /*!< Enter power down mode when idle */
# define SDADC_CR1_JSYNC ((uint32_t)0x00004000) /*!< Launch a injected conversion synchronously with SDADC1 */
# define SDADC_CR1_RSYNC ((uint32_t)0x00008000) /*!< Launch regular conversion synchronously with SDADC1 */
# define SDADC_CR1_JDMAEN ((uint32_t)0x00010000) /*!< DMA channel enabled to read data for the injected channel group */
# define SDADC_CR1_RDMAEN ((uint32_t)0x00020000) /*!< DMA channel enabled to read data for the regular channel */
# define SDADC_CR1_INIT ((uint32_t)0x80000000) /*!< Initialization mode request */
/***************** Bit definition for SDADC_CR2 register ********************/
# define SDADC_CR2_ADON ((uint32_t)0x00000001) /*!< SDADC enable */
# define SDADC_CR2_CALIBCNT ((uint32_t)0x00000006) /*!< Number of calibration sequences to be performed */
# define SDADC_CR2_CALIBCNT_0 ((uint32_t)0x00000002) /*!< Number of calibration sequences to be performed bit 0 */
# define SDADC_CR2_CALIBCNT_1 ((uint32_t)0x00000004) /*!< Number of calibration sequences to be performed bit 1 */
# define SDADC_CR2_STARTCALIB ((uint32_t)0x00000010) /*!< Start calibration */
# define SDADC_CR2_JCONT ((uint32_t)0x00000020) /*!< Continuous mode selection for injected conversions */
# define SDADC_CR2_JDS ((uint32_t)0x00000040) /*!< Delay start of injected conversions */
# define SDADC_CR2_JEXTSEL ((uint32_t)0x00000F00) /*!< Trigger signal selection for launching injected conversions */
# define SDADC_CR2_JEXTSEL_0 ((uint32_t)0x00000100) /*!< Trigger signal selection for launching injected conversions bit 0 */
# define SDADC_CR2_JEXTSEL_1 ((uint32_t)0x00000200) /*!< Trigger signal selection for launching injected conversions bit 1 */
# define SDADC_CR2_JEXTSEL_2 ((uint32_t)0x00000400) /*!< Trigger signal selection for launching injected conversions bit 2 */
# define SDADC_CR2_JEXTSEL_3 ((uint32_t)0x00000800) /*!< Trigger signal selection for launching injected conversions bit 3 */
# define SDADC_CR2_JEXTEN ((uint32_t)0x00006000) /*!< Trigger enable and trigger edge selection for injected conversions */
# define SDADC_CR2_JEXTEN_0 ((uint32_t)0x00002000) /*!< Trigger enable and trigger edge selection for injected conversions bit 0 */
# define SDADC_CR2_JEXTEN_1 ((uint32_t)0x00004000) /*!< Trigger enable and trigger edge selection for injected conversions bit 1 */
# define SDADC_CR2_JSWSTART ((uint32_t)0x00008000) /*!< Start a conversion of the injected group of channels */
# define SDADC_CR2_RCH ((uint32_t)0x000F0000) /*!< Regular channel selection */
# define SDADC_CR2_RCH_0 ((uint32_t)0x00010000) /*!< Regular channel selection bit 0 */
# define SDADC_CR2_RCH_1 ((uint32_t)0x00020000) /*!< Regular channel selection bit 1 */
# define SDADC_CR2_RCH_2 ((uint32_t)0x00040000) /*!< Regular channel selection bit 2 */
# define SDADC_CR2_RCH_3 ((uint32_t)0x00080000) /*!< Regular channel selection bit 3 */
# define SDADC_CR2_RCONT ((uint32_t)0x00400000) /*!< Continuous mode selection for regular conversions */
# define SDADC_CR2_RSWSTART ((uint32_t)0x00800000) /*!< Software start of a conversion on the regular channel */
# define SDADC_CR2_FAST ((uint32_t)0x01000000) /*!< Fast conversion mode selection */
/******************** Bit definition for SDADC_ISR register *****************/
# define SDADC_ISR_EOCALF ((uint32_t)0x00000001) /*!< End of calibration flag */
# define SDADC_ISR_JEOCF ((uint32_t)0x00000002) /*!< End of injected conversion flag */
# define SDADC_ISR_JOVRF ((uint32_t)0x00000004) /*!< Injected conversion overrun flag */
# define SDADC_ISR_REOCF ((uint32_t)0x00000010) /*!< End of regular conversion flag */
# define SDADC_ISR_ROVRF ((uint32_t)0x00000020) /*!< Regular conversion overrun flag */
# define SDADC_ISR_CALIBIP ((uint32_t)0x00001000) /*!< Calibration in progress status */
# define SDADC_ISR_JCIP ((uint32_t)0x00002000) /*!< Injected conversion in progress status */
# define SDADC_ISR_RCIP ((uint32_t)0x00004000) /*!< Regular conversion in progress status */
# define SDADC_ISR_STABIP ((uint32_t)0x00008000) /*!< Stabilization in progress status */
# define SDADC_ISR_INITRDY ((uint32_t)0x80000000) /*!< Initialization mode is ready */
/****************** Bit definition for SDADC_CLRISR register ****************/
# define SDADC_ISR_CLREOCALF ((uint32_t)0x00000001) /*!< Clear the end of calibration flag */
# define SDADC_ISR_CLRJOVRF ((uint32_t)0x00000004) /*!< Clear the injected conversion overrun flag */
# define SDADC_ISR_CLRROVRF ((uint32_t)0x00000010) /*!< Clear the regular conversion overrun flag */
/****************** Bit definition for SDADC_JCHGR register *****************/
# define SDADC_JCHGR_JCHG ((uint32_t)0x000001FF) /*!< Injected channel group selection */
# define SDADC_JCHGR_JCHG_0 ((uint32_t)0x00000001) /*!< Injected channel 0 selection */
# define SDADC_JCHGR_JCHG_1 ((uint32_t)0x00000002) /*!< Injected channel 1 selection */
# define SDADC_JCHGR_JCHG_2 ((uint32_t)0x00000004) /*!< Injected channel 2 selection */
# define SDADC_JCHGR_JCHG_3 ((uint32_t)0x00000008) /*!< Injected channel 3 selection */
# define SDADC_JCHGR_JCHG_4 ((uint32_t)0x00000010) /*!< Injected channel 4 selection */
# define SDADC_JCHGR_JCHG_5 ((uint32_t)0x00000020) /*!< Injected channel 5 selection */
# define SDADC_JCHGR_JCHG_6 ((uint32_t)0x00000040) /*!< Injected channel 6 selection */
# define SDADC_JCHGR_JCHG_7 ((uint32_t)0x00000080) /*!< Injected channel 7 selection */
# define SDADC_JCHGR_JCHG_8 ((uint32_t)0x00000100) /*!< Injected channel 8 selection */
/****************** Bit definition for SDADC_CONF0R register ****************/
# define SDADC_CONF0R_OFFSET0 ((uint32_t)0x00000FFF) /*!< 12-bit calibration offset for configuration 0 */
# define SDADC_CONF0R_GAIN0 ((uint32_t)0x00700000) /*!< Gain setting for configuration 0 */
# define SDADC_CONF0R_GAIN0_0 ((uint32_t)0x00100000) /*!< Gain setting for configuration 0 Bit 0*/
# define SDADC_CONF0R_GAIN0_1 ((uint32_t)0x00200000) /*!< Gain setting for configuration 0 Bit 1 */
# define SDADC_CONF0R_GAIN0_2 ((uint32_t)0x00400000) /*!< Gain setting for configuration 0 Bit 2 */
# define SDADC_CONF0R_SE0 ((uint32_t)0x0C000000) /*!< Single ended mode for configuration 0 */
# define SDADC_CONF0R_SE0_0 ((uint32_t)0x04000000) /*!< Single ended mode for configuration 0 Bit 0 */
# define SDADC_CONF0R_SE0_1 ((uint32_t)0x08000000) /*!< Single ended mode for configuration 0 Bit 1 */
# define SDADC_CONF0R_COMMON0 ((uint32_t)0xC0000000) /*!< Common mode for configuration 0 */
# define SDADC_CONF0R_COMMON0_0 ((uint32_t)0x40000000) /*!< Common mode for configuration 0 Bit 0 */
# define SDADC_CONF0R_COMMON0_1 ((uint32_t)0x80000000) /*!< Common mode for configuration 0 Bit 1 */
/****************** Bit definition for SDADC_CONF1R register ****************/
# define SDADC_CONF1R_OFFSET1 ((uint32_t)0x00000FFF) /*!< 12-bit calibration offset for configuration 1 */
# define SDADC_CONF1R_GAIN1 ((uint32_t)0x00700000) /*!< Gain setting for configuration 1 */
# define SDADC_CONF1R_GAIN1_0 ((uint32_t)0x00100000) /*!< Gain setting for configuration 1 Bit 0 */
# define SDADC_CONF1R_GAIN1_1 ((uint32_t)0x00200000) /*!< Gain setting for configuration 1 Bit 1 */
# define SDADC_CONF1R_GAIN1_2 ((uint32_t)0x00400000) /*!< Gain setting for configuration 1 Bit 2 */
# define SDADC_CONF1R_SE1 ((uint32_t)0x0C000000) /*!< Single ended mode for configuration 1 */
# define SDADC_CONF1R_SE1_0 ((uint32_t)0x04000000) /*!< Single ended mode for configuration 1 Bit 0 */
# define SDADC_CONF1R_SE1_1 ((uint32_t)0x08000000) /*!< Single ended mode for configuration 1 Bit 1 */
# define SDADC_CONF1R_COMMON1 ((uint32_t)0xC0000000) /*!< Common mode for configuration 1 */
# define SDADC_CONF1R_COMMON1_0 ((uint32_t)0x40000000) /*!< Common mode for configuration 1 Bit 0 */
# define SDADC_CONF1R_COMMON1_1 ((uint32_t)0x40000000) /*!< Common mode for configuration 1 Bit 1 */
/****************** Bit definition for SDADC_CONF2R register ****************/
# define SDADC_CONF2R_OFFSET2 ((uint32_t)0x00000FFF) /*!< 12-bit calibration offset for configuration 2 */
# define SDADC_CONF2R_GAIN2 ((uint32_t)0x00700000) /*!< Gain setting for configuration 2 */
# define SDADC_CONF2R_GAIN2_0 ((uint32_t)0x00100000) /*!< Gain setting for configuration 2 Bit 0 */
# define SDADC_CONF2R_GAIN2_1 ((uint32_t)0x00200000) /*!< Gain setting for configuration 2 Bit 1 */
# define SDADC_CONF2R_GAIN2_2 ((uint32_t)0x00400000) /*!< Gain setting for configuration 2 Bit 2 */
# define SDADC_CONF2R_SE2 ((uint32_t)0x0C000000) /*!< Single ended mode for configuration 2 */
# define SDADC_CONF2R_SE2_0 ((uint32_t)0x04000000) /*!< Single ended mode for configuration 2 Bit 0 */
# define SDADC_CONF2R_SE2_1 ((uint32_t)0x08000000) /*!< Single ended mode for configuration 2 Bit 1 */
# define SDADC_CONF2R_COMMON2 ((uint32_t)0xC0000000) /*!< Common mode for configuration 2 */
# define SDADC_CONF2R_COMMON2_0 ((uint32_t)0x40000000) /*!< Common mode for configuration 2 Bit 0 */
# define SDADC_CONF2R_COMMON2_1 ((uint32_t)0x80000000) /*!< Common mode for configuration 2 Bit 1 */
/***************** Bit definition for SDADC_CONFCHR1 register ***************/
# define SDADC_CONFCHR1_CONFCH0 ((uint32_t)0x00000003) /*!< Channel 0 configuration */
# define SDADC_CONFCHR1_CONFCH1 ((uint32_t)0x00000030) /*!< Channel 1 configuration */
# define SDADC_CONFCHR1_CONFCH2 ((uint32_t)0x00000300) /*!< Channel 2 configuration */
# define SDADC_CONFCHR1_CONFCH3 ((uint32_t)0x00003000) /*!< Channel 3 configuration */
# define SDADC_CONFCHR1_CONFCH4 ((uint32_t)0x00030000) /*!< Channel 4 configuration */
# define SDADC_CONFCHR1_CONFCH5 ((uint32_t)0x00300000) /*!< Channel 5 configuration */
# define SDADC_CONFCHR1_CONFCH6 ((uint32_t)0x03000000) /*!< Channel 6 configuration */
# define SDADC_CONFCHR1_CONFCH7 ((uint32_t)0x30000000) /*!< Channel 7 configuration */
/***************** Bit definition for SDADC_CONFCHR2 register ***************/
# define SDADC_CONFCHR2_CONFCH8 ((uint32_t)0x00000003) /*!< Channel 8 configuration */
/***************** Bit definition for SDADC_JDATAR register ***************/
# define SDADC_JDATAR_JDATA ((uint32_t)0x0000FFFF) /*!< Injected group conversion data */
# define SDADC_JDATAR_JDATACH ((uint32_t)0x0F000000) /*!< Injected channel most recently converted */
# define SDADC_JDATAR_JDATACH_0 ((uint32_t)0x01000000) /*!< Injected channel most recently converted bit 0 */
# define SDADC_JDATAR_JDATACH_1 ((uint32_t)0x02000000) /*!< Injected channel most recently converted bit 1 */
# define SDADC_JDATAR_JDATACH_2 ((uint32_t)0x04000000) /*!< Injected channel most recently converted bit 2 */
# define SDADC_JDATAR_JDATACH_3 ((uint32_t)0x08000000) /*!< Injected channel most recently converted bit 3 */
/***************** Bit definition for SDADC_RDATAR register ***************/
# define SDADC_RDATAR_RDATA ((uint32_t)0x0000FFFF) /*!< Injected group conversion data */
/***************** Bit definition for SDADC_JDATA12R register ***************/
# define SDADC_JDATA12R_JDATA2 ((uint32_t)0xFFFF0000) /*!< Injected group conversion data for SDADC2 */
# define SDADC_JDATA12R_JDATA1 ((uint32_t)0x0000FFFF) /*!< Injected group conversion data for SDADC1 */
/***************** Bit definition for SDADC_RDATA12R register ***************/
# define SDADC_RDATA12R_RDATA2 ((uint32_t)0xFFFF0000) /*!< Regular conversion data for SDADC2 */
# define SDADC_RDATA12R_RDATA1 ((uint32_t)0x0000FFFF) /*!< Regular conversion data for SDADC1 */
/***************** Bit definition for SDADC_JDATA13R register ***************/
# define SDADC_JDATA13R_JDATA3 ((uint32_t)0xFFFF0000) /*!< Injected group conversion data for SDADC3 */
# define SDADC_JDATA13R_JDATA1 ((uint32_t)0x0000FFFF) /*!< Injected group conversion data for SDADC1 */
/***************** Bit definition for SDADC_RDATA13R register ***************/
# define SDADC_RDATA13R_RDATA3 ((uint32_t)0xFFFF0000) /*!< Regular conversion data for SDADC3 */
# define SDADC_RDATA13R_RDATA1 ((uint32_t)0x0000FFFF) /*!< Regular conversion data for SDADC1 */
/******************************************************************************/
/* */
/* Serial Peripheral Interface (SPI) */
/* */
/******************************************************************************/
/******************* Bit definition for SPI_CR1 register ********************/
# define SPI_CR1_CPHA ((uint16_t)0x0001) /*!< Clock Phase */
# define SPI_CR1_CPOL ((uint16_t)0x0002) /*!< Clock Polarity */
# define SPI_CR1_MSTR ((uint16_t)0x0004) /*!< Master Selection */
# define SPI_CR1_BR ((uint16_t)0x0038) /*!< BR[2:0] bits (Baud Rate Control) */
# define SPI_CR1_BR_0 ((uint16_t)0x0008) /*!< Bit 0 */
# define SPI_CR1_BR_1 ((uint16_t)0x0010) /*!< Bit 1 */
# define SPI_CR1_BR_2 ((uint16_t)0x0020) /*!< Bit 2 */
# define SPI_CR1_SPE ((uint16_t)0x0040) /*!< SPI Enable */
# define SPI_CR1_LSBFIRST ((uint16_t)0x0080) /*!< Frame Format */
# define SPI_CR1_SSI ((uint16_t)0x0100) /*!< Internal slave select */
# define SPI_CR1_SSM ((uint16_t)0x0200) /*!< Software slave management */
# define SPI_CR1_RXONLY ((uint16_t)0x0400) /*!< Receive only */
# define SPI_CR1_CRCL ((uint16_t)0x0800) /*!< CRC Length */
# define SPI_CR1_CRCNEXT ((uint16_t)0x1000) /*!< Transmit CRC next */
# define SPI_CR1_CRCEN ((uint16_t)0x2000) /*!< Hardware CRC calculation enable */
# define SPI_CR1_BIDIOE ((uint16_t)0x4000) /*!< Output enable in bidirectional mode */
# define SPI_CR1_BIDIMODE ((uint16_t)0x8000) /*!< Bidirectional data mode enable */
/******************* Bit definition for SPI_CR2 register ********************/
# define SPI_CR2_RXDMAEN ((uint16_t)0x0001) /*!< Rx Buffer DMA Enable */
# define SPI_CR2_TXDMAEN ((uint16_t)0x0002) /*!< Tx Buffer DMA Enable */
# define SPI_CR2_SSOE ((uint16_t)0x0004) /*!< SS Output Enable */
# define SPI_CR2_NSSP ((uint16_t)0x0008) /*!< NSS pulse management Enable */
# define SPI_CR2_FRF ((uint16_t)0x0010) /*!< Frame Format Enable */
# define SPI_CR2_ERRIE ((uint16_t)0x0020) /*!< Error Interrupt Enable */
# define SPI_CR2_RXNEIE ((uint16_t)0x0040) /*!< RX buffer Not Empty Interrupt Enable */
# define SPI_CR2_TXEIE ((uint16_t)0x0080) /*!< Tx buffer Empty Interrupt Enable */
# define SPI_CR2_DS ((uint16_t)0x0F00) /*!< DS[3:0] Data Size */
# define SPI_CR2_DS_0 ((uint16_t)0x0100) /*!< Bit 0 */
# define SPI_CR2_DS_1 ((uint16_t)0x0200) /*!< Bit 1 */
# define SPI_CR2_DS_2 ((uint16_t)0x0400) /*!< Bit 2 */
# define SPI_CR2_DS_3 ((uint16_t)0x0800) /*!< Bit 3 */
# define SPI_CR2_FRXTH ((uint16_t)0x1000) /*!< FIFO reception Threshold */
# define SPI_CR2_LDMARX ((uint16_t)0x2000) /*!< Last DMA transfer for reception */
# define SPI_CR2_LDMATX ((uint16_t)0x4000) /*!< Last DMA transfer for transmission */
/******************** Bit definition for SPI_SR register ********************/
# define SPI_SR_RXNE ((uint16_t)0x0001) /*!< Receive buffer Not Empty */
# define SPI_SR_TXE ((uint16_t)0x0002) /*!< Transmit buffer Empty */
# define SPI_SR_CHSIDE ((uint16_t)0x0004) /*!< Channel side */
# define SPI_SR_UDR ((uint16_t)0x0008) /*!< Underrun flag */
# define SPI_SR_CRCERR ((uint16_t)0x0010) /*!< CRC Error flag */
# define SPI_SR_MODF ((uint16_t)0x0020) /*!< Mode fault */
# define SPI_SR_OVR ((uint16_t)0x0040) /*!< Overrun flag */
# define SPI_SR_BSY ((uint16_t)0x0080) /*!< Busy flag */
# define SPI_SR_FRE ((uint16_t)0x0100) /*!< TI frame format error */
# define SPI_SR_FRLVL ((uint16_t)0x0600) /*!< FIFO Reception Level */
# define SPI_SR_FRLVL_0 ((uint16_t)0x0200) /*!< Bit 0 */
# define SPI_SR_FRLVL_1 ((uint16_t)0x0400) /*!< Bit 1 */
# define SPI_SR_FTLVL ((uint16_t)0x1800) /*!< FIFO Transmission Level */
# define SPI_SR_FTLVL_0 ((uint16_t)0x0800) /*!< Bit 0 */
# define SPI_SR_FTLVL_1 ((uint16_t)0x1000) /*!< Bit 1 */
/******************** Bit definition for SPI_DR register ********************/
# define SPI_DR_DR ((uint16_t)0xFFFF) /*!< Data Register */
/******************* Bit definition for SPI_CRCPR register ******************/
# define SPI_CRCPR_CRCPOLY ((uint16_t)0xFFFF) /*!< CRC polynomial register */
/****************** Bit definition for SPI_RXCRCR register ******************/
# define SPI_RXCRCR_RXCRC ((uint16_t)0xFFFF) /*!< Rx CRC Register */
/****************** Bit definition for SPI_TXCRCR register ******************/
# define SPI_TXCRCR_TXCRC ((uint16_t)0xFFFF) /*!< Tx CRC Register */
/****************** Bit definition for SPI_I2SCFGR register *****************/
# define SPI_I2SCFGR_CHLEN ((uint16_t)0x0001) /*!<Channel length (number of bits per audio channel) */
# define SPI_I2SCFGR_DATLEN ((uint16_t)0x0006) /*!<DATLEN[1:0] bits (Data length to be transferred) */
# define SPI_I2SCFGR_DATLEN_0 ((uint16_t)0x0002) /*!<Bit 0 */
# define SPI_I2SCFGR_DATLEN_1 ((uint16_t)0x0004) /*!<Bit 1 */
# define SPI_I2SCFGR_CKPOL ((uint16_t)0x0008) /*!<steady state clock polarity */
# define SPI_I2SCFGR_I2SSTD ((uint16_t)0x0030) /*!<I2SSTD[1:0] bits (I2S standard selection) */
# define SPI_I2SCFGR_I2SSTD_0 ((uint16_t)0x0010) /*!<Bit 0 */
# define SPI_I2SCFGR_I2SSTD_1 ((uint16_t)0x0020) /*!<Bit 1 */
# define SPI_I2SCFGR_PCMSYNC ((uint16_t)0x0080) /*!<PCM frame synchronization */
# define SPI_I2SCFGR_I2SCFG ((uint16_t)0x0300) /*!<I2SCFG[1:0] bits (I2S configuration mode) */
# define SPI_I2SCFGR_I2SCFG_0 ((uint16_t)0x0100) /*!<Bit 0 */
# define SPI_I2SCFGR_I2SCFG_1 ((uint16_t)0x0200) /*!<Bit 1 */
# define SPI_I2SCFGR_I2SE ((uint16_t)0x0400) /*!<I2S Enable */
# define SPI_I2SCFGR_I2SMOD ((uint16_t)0x0800) /*!<I2S mode selection */
/****************** Bit definition for SPI_I2SPR register *******************/
# define SPI_I2SPR_I2SDIV ((uint16_t)0x00FF) /*!<I2S Linear prescaler */
# define SPI_I2SPR_ODD ((uint16_t)0x0100) /*!<Odd factor for the prescaler */
# define SPI_I2SPR_MCKOE ((uint16_t)0x0200) /*!<Master Clock Output Enable */
/******************************************************************************/
/* */
/* System Configuration(SYSCFG) */
/* */
/******************************************************************************/
/***************** Bit definition for SYSCFG_CFGR1 register ****************/
# define SYSCFG_CFGR1_MEM_MODE ((uint32_t)0x00000003) /*!< SYSCFG_Memory Remap Config */
# define SYSCFG_CFGR1_MEM_MODE_0 ((uint32_t)0x00000001) /*!< Bit 0 */
# define SYSCFG_CFGR1_MEM_MODE_1 ((uint32_t)0x00000002) /*!< Bit 1 */
# define SYSCFG_CFGR1_TIM16_DMA_RMP ((uint32_t)0x00000800) /*!< Timer 16 DMA remap */
# define SYSCFG_CFGR1_TIM17_DMA_RMP ((uint32_t)0x00001000) /*!< Timer 17 DMA remap */
# define SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP ((uint32_t)0x00002000) /*!< Timer 6 / DAC1 Ch1 DMA remap */
# define SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP ((uint32_t)0x00004000) /*!< Timer 7 / DAC1 Ch2 DMA remap */
# define SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP ((uint32_t)0x00008000) /*!< Timer 18 / DAC2 Ch1 DMA remap */
# define SYSCFG_CFGR1_I2C_FMP_PB6 ((uint32_t)0x00010000) /*!< I2C PB6 Fast mode plus */
# define SYSCFG_CFGR1_I2C_FMP_PB7 ((uint32_t)0x00020000) /*!< I2C PB7 Fast mode plus */
# define SYSCFG_CFGR1_I2C_FMP_PB8 ((uint32_t)0x00040000) /*!< I2C PB8 Fast mode plus */
# define SYSCFG_CFGR1_I2C_FMP_PB9 ((uint32_t)0x00080000) /*!< I2C PB9 Fast mode plus */
# define SYSCFG_CFGR1_I2C_FMP_I2C1 ((uint32_t)0x00100000) /*!< I2C1 Fast mode plus */
# define SYSCFG_CFGR1_I2C_FMP_I2C2 ((uint32_t)0x00200000) /*!< I2C2 Fast mode plus */
# define SYSCFG_CFGR1_VBAT ((uint32_t)0x01000000) /*!< VBAT monitoring */
# define SYSCFG_CFGR1_FPU_IE ((uint32_t)0xFC000000) /*!< Floating Point Unit Interrupt Enable */
# define SYSCFG_CFGR1_FPU_IE_0 ((uint32_t)0x04000000) /*!< Floating Point Unit Interrupt Enable 0 */
# define SYSCFG_CFGR1_FPU_IE_1 ((uint32_t)0x08000000) /*!< Floating Point Unit Interrupt Enable 1 */
# define SYSCFG_CFGR1_FPU_IE_2 ((uint32_t)0x10000000) /*!< Floating Point Unit Interrupt Enable 2 */
# define SYSCFG_CFGR1_FPU_IE_3 ((uint32_t)0x20000000) /*!< Floating Point Unit Interrupt Enable 3 */
# define SYSCFG_CFGR1_FPU_IE_4 ((uint32_t)0x40000000) /*!< Floating Point Unit Interrupt Enable 4 */
# define SYSCFG_CFGR1_FPU_IE_5 ((uint32_t)0x80000000) /*!< Floating Point Unit Interrupt Enable 5 */
/***************** Bit definition for SYSCFG_EXTICR1 register ***************/
# define SYSCFG_EXTICR1_EXTI0 ((uint16_t)0x000F) /*!< EXTI 0 configuration */
# define SYSCFG_EXTICR1_EXTI1 ((uint16_t)0x00F0) /*!< EXTI 1 configuration */
# define SYSCFG_EXTICR1_EXTI2 ((uint16_t)0x0F00) /*!< EXTI 2 configuration */
# define SYSCFG_EXTICR1_EXTI3 ((uint16_t)0xF000) /*!< EXTI 3 configuration */
/**
* @ brief EXTI0 configuration
*/
# define SYSCFG_EXTICR1_EXTI0_PA ((uint16_t)0x0000) /*!< PA[0] pin */
# define SYSCFG_EXTICR1_EXTI0_PB ((uint16_t)0x0001) /*!< PB[0] pin */
# define SYSCFG_EXTICR1_EXTI0_PC ((uint16_t)0x0002) /*!< PC[0] pin */
# define SYSCFG_EXTICR1_EXTI0_PD ((uint16_t)0x0003) /*!< PD[0] pin */
# define SYSCFG_EXTICR1_EXTI0_PE ((uint16_t)0x0004) /*!< PE[0] pin */
# define SYSCFG_EXTICR1_EXTI0_PF ((uint16_t)0x0005) /*!< PF[0] pin */
/**
* @ brief EXTI1 configuration
*/
# define SYSCFG_EXTICR1_EXTI1_PA ((uint16_t)0x0000) /*!< PA[1] pin */
# define SYSCFG_EXTICR1_EXTI1_PB ((uint16_t)0x0010) /*!< PB[1] pin */
# define SYSCFG_EXTICR1_EXTI1_PC ((uint16_t)0x0020) /*!< PC[1] pin */
# define SYSCFG_EXTICR1_EXTI1_PD ((uint16_t)0x0030) /*!< PD[1] pin */
# define SYSCFG_EXTICR1_EXTI1_PE ((uint16_t)0x0040) /*!< PE[1] pin */
# define SYSCFG_EXTICR1_EXTI1_PF ((uint16_t)0x0050) /*!< PF[1] pin */
/**
* @ brief EXTI2 configuration
*/
# define SYSCFG_EXTICR1_EXTI2_PA ((uint16_t)0x0000) /*!< PA[2] pin */
# define SYSCFG_EXTICR1_EXTI2_PB ((uint16_t)0x0100) /*!< PB[2] pin */
# define SYSCFG_EXTICR1_EXTI2_PC ((uint16_t)0x0200) /*!< PC[2] pin */
# define SYSCFG_EXTICR1_EXTI2_PD ((uint16_t)0x0300) /*!< PD[2] pin */
# define SYSCFG_EXTICR1_EXTI2_PE ((uint16_t)0x0400) /*!< PE[2] pin */
# define SYSCFG_EXTICR1_EXTI2_PF ((uint16_t)0x0500) /*!< PF[2] pin */
/**
* @ brief EXTI3 configuration
*/
# define SYSCFG_EXTICR1_EXTI3_PA ((uint16_t)0x0000) /*!< PA[3] pin */
# define SYSCFG_EXTICR1_EXTI3_PB ((uint16_t)0x1000) /*!< PB[3] pin */
# define SYSCFG_EXTICR1_EXTI3_PC ((uint16_t)0x2000) /*!< PC[3] pin */
# define SYSCFG_EXTICR1_EXTI3_PD ((uint16_t)0x3000) /*!< PD[3] pin */
# define SYSCFG_EXTICR1_EXTI3_PE ((uint16_t)0x4000) /*!< PE[3] pin */
/***************** Bit definition for SYSCFG_EXTICR2 register *****************/
# define SYSCFG_EXTICR2_EXTI4 ((uint16_t)0x000F) /*!< EXTI 4 configuration */
# define SYSCFG_EXTICR2_EXTI5 ((uint16_t)0x00F0) /*!< EXTI 5 configuration */
# define SYSCFG_EXTICR2_EXTI6 ((uint16_t)0x0F00) /*!< EXTI 6 configuration */
# define SYSCFG_EXTICR2_EXTI7 ((uint16_t)0xF000) /*!< EXTI 7 configuration */
/**
* @ brief EXTI4 configuration
*/
# define SYSCFG_EXTICR2_EXTI4_PA ((uint16_t)0x0000) /*!< PA[4] pin */
# define SYSCFG_EXTICR2_EXTI4_PB ((uint16_t)0x0001) /*!< PB[4] pin */
# define SYSCFG_EXTICR2_EXTI4_PC ((uint16_t)0x0002) /*!< PC[4] pin */
# define SYSCFG_EXTICR2_EXTI4_PD ((uint16_t)0x0003) /*!< PD[4] pin */
# define SYSCFG_EXTICR2_EXTI4_PE ((uint16_t)0x0004) /*!< PE[4] pin */
# define SYSCFG_EXTICR2_EXTI4_PF ((uint16_t)0x0005) /*!< PF[4] pin */
/**
* @ brief EXTI5 configuration
*/
# define SYSCFG_EXTICR2_EXTI5_PA ((uint16_t)0x0000) /*!< PA[5] pin */
# define SYSCFG_EXTICR2_EXTI5_PB ((uint16_t)0x0010) /*!< PB[5] pin */
# define SYSCFG_EXTICR2_EXTI5_PC ((uint16_t)0x0020) /*!< PC[5] pin */
# define SYSCFG_EXTICR2_EXTI5_PD ((uint16_t)0x0030) /*!< PD[5] pin */
# define SYSCFG_EXTICR2_EXTI5_PE ((uint16_t)0x0040) /*!< PE[5] pin */
/**
* @ brief EXTI6 configuration
*/
# define SYSCFG_EXTICR2_EXTI6_PA ((uint16_t)0x0000) /*!< PA[6] pin */
# define SYSCFG_EXTICR2_EXTI6_PB ((uint16_t)0x0100) /*!< PB[6] pin */
# define SYSCFG_EXTICR2_EXTI6_PC ((uint16_t)0x0200) /*!< PC[6] pin */
# define SYSCFG_EXTICR2_EXTI6_PD ((uint16_t)0x0300) /*!< PD[6] pin */
# define SYSCFG_EXTICR2_EXTI6_PE ((uint16_t)0x0400) /*!< PE[6] pin */
# define SYSCFG_EXTICR2_EXTI6_PF ((uint16_t)0x0500) /*!< PF[6] pin */
/**
* @ brief EXTI7 configuration
*/
# define SYSCFG_EXTICR2_EXTI7_PA ((uint16_t)0x0000) /*!< PA[7] pin */
# define SYSCFG_EXTICR2_EXTI7_PB ((uint16_t)0x1000) /*!< PB[7] pin */
# define SYSCFG_EXTICR2_EXTI7_PC ((uint16_t)0x2000) /*!< PC[7] pin */
# define SYSCFG_EXTICR2_EXTI7_PD ((uint16_t)0x3000) /*!< PD[7] pin */
# define SYSCFG_EXTICR2_EXTI7_PE ((uint16_t)0x4000) /*!< PE[7] pin */
/***************** Bit definition for SYSCFG_EXTICR3 register *****************/
# define SYSCFG_EXTICR3_EXTI8 ((uint16_t)0x000F) /*!< EXTI 8 configuration */
# define SYSCFG_EXTICR3_EXTI9 ((uint16_t)0x00F0) /*!< EXTI 9 configuration */
# define SYSCFG_EXTICR3_EXTI10 ((uint16_t)0x0F00) /*!< EXTI 10 configuration */
# define SYSCFG_EXTICR3_EXTI11 ((uint16_t)0xF000) /*!< EXTI 11 configuration */
/**
* @ brief EXTI8 configuration
*/
# define SYSCFG_EXTICR3_EXTI8_PA ((uint16_t)0x0000) /*!< PA[8] pin */
# define SYSCFG_EXTICR3_EXTI8_PB ((uint16_t)0x0001) /*!< PB[8] pin */
# define SYSCFG_EXTICR3_EXTI8_PC ((uint16_t)0x0002) /*!< PC[8] pin */
# define SYSCFG_EXTICR3_EXTI8_PD ((uint16_t)0x0003) /*!< PD[8] pin */
# define SYSCFG_EXTICR3_EXTI8_PE ((uint16_t)0x0004) /*!< PE[8] pin */
/**
* @ brief EXTI9 configuration
*/
# define SYSCFG_EXTICR3_EXTI9_PA ((uint16_t)0x0000) /*!< PA[9] pin */
# define SYSCFG_EXTICR3_EXTI9_PB ((uint16_t)0x0010) /*!< PB[9] pin */
# define SYSCFG_EXTICR3_EXTI9_PC ((uint16_t)0x0020) /*!< PC[9] pin */
# define SYSCFG_EXTICR3_EXTI9_PD ((uint16_t)0x0030) /*!< PD[9] pin */
# define SYSCFG_EXTICR3_EXTI9_PE ((uint16_t)0x0040) /*!< PE[9] pin */
# define SYSCFG_EXTICR3_EXTI9_PF ((uint16_t)0x0050) /*!< PF[9] pin */
/**
* @ brief EXTI10 configuration
*/
# define SYSCFG_EXTICR3_EXTI10_PA ((uint16_t)0x0000) /*!< PA[10] pin */
# define SYSCFG_EXTICR3_EXTI10_PB ((uint16_t)0x0100) /*!< PB[10] pin */
# define SYSCFG_EXTICR3_EXTI10_PC ((uint16_t)0x0200) /*!< PC[10] pin */
# define SYSCFG_EXTICR3_EXTI10_PD ((uint16_t)0x0300) /*!< PD[10] pin */
# define SYSCFG_EXTICR3_EXTI10_PE ((uint16_t)0x0400) /*!< PE[10] pin */
# define SYSCFG_EXTICR3_EXTI10_PF ((uint16_t)0x0500) /*!< PF[10] pin */
/**
* @ brief EXTI11 configuration
*/
# define SYSCFG_EXTICR3_EXTI11_PA ((uint16_t)0x0000) /*!< PA[11] pin */
# define SYSCFG_EXTICR3_EXTI11_PC ((uint16_t)0x2000) /*!< PC[11] pin */
# define SYSCFG_EXTICR3_EXTI11_PD ((uint16_t)0x3000) /*!< PD[11] pin */
# define SYSCFG_EXTICR3_EXTI11_PE ((uint16_t)0x4000) /*!< PE[11] pin */
/***************** Bit definition for SYSCFG_EXTICR4 register *****************/
# define SYSCFG_EXTICR4_EXTI12 ((uint16_t)0x000F) /*!< EXTI 12 configuration */
# define SYSCFG_EXTICR4_EXTI13 ((uint16_t)0x00F0) /*!< EXTI 13 configuration */
# define SYSCFG_EXTICR4_EXTI14 ((uint16_t)0x0F00) /*!< EXTI 14 configuration */
# define SYSCFG_EXTICR4_EXTI15 ((uint16_t)0xF000) /*!< EXTI 15 configuration */
/**
* @ brief EXTI12 configuration
*/
# define SYSCFG_EXTICR4_EXTI12_PA ((uint16_t)0x0000) /*!< PA[12] pin */
# define SYSCFG_EXTICR4_EXTI12_PC ((uint16_t)0x0002) /*!< PC[12] pin */
# define SYSCFG_EXTICR4_EXTI12_PD ((uint16_t)0x0003) /*!< PD[12] pin */
# define SYSCFG_EXTICR4_EXTI12_PE ((uint16_t)0x0004) /*!< PE[12] pin */
/**
* @ brief EXTI13 configuration
*/
# define SYSCFG_EXTICR4_EXTI13_PA ((uint16_t)0x0000) /*!< PA[13] pin */
# define SYSCFG_EXTICR4_EXTI13_PC ((uint16_t)0x0020) /*!< PC[13] pin */
# define SYSCFG_EXTICR4_EXTI13_PD ((uint16_t)0x0030) /*!< PD[13] pin */
# define SYSCFG_EXTICR4_EXTI13_PE ((uint16_t)0x0040) /*!< PE[13] pin */
/**
* @ brief EXTI14 configuration
*/
# define SYSCFG_EXTICR4_EXTI14_PA ((uint16_t)0x0000) /*!< PA[14] pin */
# define SYSCFG_EXTICR4_EXTI14_PB ((uint16_t)0x0100) /*!< PB[14] pin */
# define SYSCFG_EXTICR4_EXTI14_PC ((uint16_t)0x0200) /*!< PC[14] pin */
# define SYSCFG_EXTICR4_EXTI14_PD ((uint16_t)0x0300) /*!< PD[14] pin */
# define SYSCFG_EXTICR4_EXTI14_PE ((uint16_t)0x0400) /*!< PE[14] pin */
/**
* @ brief EXTI15 configuration
*/
# define SYSCFG_EXTICR4_EXTI15_PA ((uint16_t)0x0000) /*!< PA[15] pin */
# define SYSCFG_EXTICR4_EXTI15_PB ((uint16_t)0x1000) /*!< PB[15] pin */
# define SYSCFG_EXTICR4_EXTI15_PC ((uint16_t)0x2000) /*!< PC[15] pin */
# define SYSCFG_EXTICR4_EXTI15_PD ((uint16_t)0x3000) /*!< PD[15] pin */
# define SYSCFG_EXTICR4_EXTI15_PE ((uint16_t)0x4000) /*!< PE[15] pin */
/***************** Bit definition for SYSCFG_CFGR2 register ****************/
# define SYSCFG_CFGR2_LOCKUP_LOCK ((uint32_t)0x00000001) /*!< Enables and locks the PVD connection with Timer1 Break Input and also the PVD_EN and PVDSEL[2:0] bits of the Power Control Interface */
# define SYSCFG_CFGR2_SRAM_PARITY_LOCK ((uint32_t)0x00000002) /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1 */
# define SYSCFG_CFGR2_PVD_LOCK ((uint32_t)0x00000004) /*!< Enables and locks the LOCKUP (Hardfault) output of CortexM0 with Break Input of TIMER1 */
# define SYSCFG_CFGR2_SRAM_PE ((uint32_t)0x00000100) /*!< SRAM Parity error flag */
/******************************************************************************/
/* */
/* TIM */
/* */
/******************************************************************************/
/******************* Bit definition for TIM_CR1 register ********************/
# define TIM_CR1_CEN ((uint16_t)0x0001) /*!<Counter enable */
# define TIM_CR1_UDIS ((uint16_t)0x0002) /*!<Update disable */
# define TIM_CR1_URS ((uint16_t)0x0004) /*!<Update request source */
# define TIM_CR1_OPM ((uint16_t)0x0008) /*!<One pulse mode */
# define TIM_CR1_DIR ((uint16_t)0x0010) /*!<Direction */
# define TIM_CR1_CMS ((uint16_t)0x0060) /*!<CMS[1:0] bits (Center-aligned mode selection) */
# define TIM_CR1_CMS_0 ((uint16_t)0x0020) /*!<Bit 0 */
# define TIM_CR1_CMS_1 ((uint16_t)0x0040) /*!<Bit 1 */
# define TIM_CR1_ARPE ((uint16_t)0x0080) /*!<Auto-reload preload enable */
# define TIM_CR1_CKD ((uint16_t)0x0300) /*!<CKD[1:0] bits (clock division) */
# define TIM_CR1_CKD_0 ((uint16_t)0x0100) /*!<Bit 0 */
# define TIM_CR1_CKD_1 ((uint16_t)0x0200) /*!<Bit 1 */
/******************* Bit definition for TIM_CR2 register ********************/
# define TIM_CR2_CCPC ((uint16_t)0x0001) /*!<Capture/Compare Preloaded Control */
# define TIM_CR2_CCUS ((uint16_t)0x0004) /*!<Capture/Compare Control Update Selection */
# define TIM_CR2_CCDS ((uint16_t)0x0008) /*!<Capture/Compare DMA Selection */
# define TIM_CR2_MMS ((uint16_t)0x0070) /*!<MMS[2:0] bits (Master Mode Selection) */
# define TIM_CR2_MMS_0 ((uint16_t)0x0010) /*!<Bit 0 */
# define TIM_CR2_MMS_1 ((uint16_t)0x0020) /*!<Bit 1 */
# define TIM_CR2_MMS_2 ((uint16_t)0x0040) /*!<Bit 2 */
# define TIM_CR2_TI1S ((uint16_t)0x0080) /*!<TI1 Selection */
# define TIM_CR2_OIS1 ((uint16_t)0x0100) /*!<Output Idle state 1 (OC1 output) */
# define TIM_CR2_OIS1N ((uint16_t)0x0200) /*!<Output Idle state 1 (OC1N output) */
# define TIM_CR2_OIS2 ((uint16_t)0x0400) /*!<Output Idle state 2 (OC2 output) */
# define TIM_CR2_OIS2N ((uint16_t)0x0800) /*!<Output Idle state 2 (OC2N output) */
# define TIM_CR2_OIS3 ((uint16_t)0x1000) /*!<Output Idle state 3 (OC3 output) */
# define TIM_CR2_OIS3N ((uint16_t)0x2000) /*!<Output Idle state 3 (OC3N output) */
# define TIM_CR2_OIS4 ((uint16_t)0x4000) /*!<Output Idle state 4 (OC4 output) */
/******************* Bit definition for TIM_SMCR register *******************/
# define TIM_SMCR_SMS ((uint16_t)0x0007) /*!<SMS[2:0] bits (Slave mode selection) */
# define TIM_SMCR_SMS_0 ((uint16_t)0x0001) /*!<Bit 0 */
# define TIM_SMCR_SMS_1 ((uint16_t)0x0002) /*!<Bit 1 */
# define TIM_SMCR_SMS_2 ((uint16_t)0x0004) /*!<Bit 2 */
# define TIM_SMCR_OCCS ((uint16_t)0x0008) /*!< OCREF clear selection */
# define TIM_SMCR_TS ((uint16_t)0x0070) /*!<TS[2:0] bits (Trigger selection) */
# define TIM_SMCR_TS_0 ((uint16_t)0x0010) /*!<Bit 0 */
# define TIM_SMCR_TS_1 ((uint16_t)0x0020) /*!<Bit 1 */
# define TIM_SMCR_TS_2 ((uint16_t)0x0040) /*!<Bit 2 */
# define TIM_SMCR_MSM ((uint16_t)0x0080) /*!<Master/slave mode */
# define TIM_SMCR_ETF ((uint16_t)0x0F00) /*!<ETF[3:0] bits (External trigger filter) */
# define TIM_SMCR_ETF_0 ((uint16_t)0x0100) /*!<Bit 0 */
# define TIM_SMCR_ETF_1 ((uint16_t)0x0200) /*!<Bit 1 */
# define TIM_SMCR_ETF_2 ((uint16_t)0x0400) /*!<Bit 2 */
# define TIM_SMCR_ETF_3 ((uint16_t)0x0800) /*!<Bit 3 */
# define TIM_SMCR_ETPS ((uint16_t)0x3000) /*!<ETPS[1:0] bits (External trigger prescaler) */
# define TIM_SMCR_ETPS_0 ((uint16_t)0x1000) /*!<Bit 0 */
# define TIM_SMCR_ETPS_1 ((uint16_t)0x2000) /*!<Bit 1 */
# define TIM_SMCR_ECE ((uint16_t)0x4000) /*!<External clock enable */
# define TIM_SMCR_ETP ((uint16_t)0x8000) /*!<External trigger polarity */
/******************* Bit definition for TIM_DIER register *******************/
# define TIM_DIER_UIE ((uint16_t)0x0001) /*!<Update interrupt enable */
# define TIM_DIER_CC1IE ((uint16_t)0x0002) /*!<Capture/Compare 1 interrupt enable */
# define TIM_DIER_CC2IE ((uint16_t)0x0004) /*!<Capture/Compare 2 interrupt enable */
# define TIM_DIER_CC3IE ((uint16_t)0x0008) /*!<Capture/Compare 3 interrupt enable */
# define TIM_DIER_CC4IE ((uint16_t)0x0010) /*!<Capture/Compare 4 interrupt enable */
# define TIM_DIER_COMIE ((uint16_t)0x0020) /*!<COM interrupt enable */
# define TIM_DIER_TIE ((uint16_t)0x0040) /*!<Trigger interrupt enable */
# define TIM_DIER_BIE ((uint16_t)0x0080) /*!<Break interrupt enable */
# define TIM_DIER_UDE ((uint16_t)0x0100) /*!<Update DMA request enable */
# define TIM_DIER_CC1DE ((uint16_t)0x0200) /*!<Capture/Compare 1 DMA request enable */
# define TIM_DIER_CC2DE ((uint16_t)0x0400) /*!<Capture/Compare 2 DMA request enable */
# define TIM_DIER_CC3DE ((uint16_t)0x0800) /*!<Capture/Compare 3 DMA request enable */
# define TIM_DIER_CC4DE ((uint16_t)0x1000) /*!<Capture/Compare 4 DMA request enable */
# define TIM_DIER_COMDE ((uint16_t)0x2000) /*!<COM DMA request enable */
# define TIM_DIER_TDE ((uint16_t)0x4000) /*!<Trigger DMA request enable */
/******************** Bit definition for TIM_SR register ********************/
# define TIM_SR_UIF ((uint16_t)0x0001) /*!<Update interrupt Flag */
# define TIM_SR_CC1IF ((uint16_t)0x0002) /*!<Capture/Compare 1 interrupt Flag */
# define TIM_SR_CC2IF ((uint16_t)0x0004) /*!<Capture/Compare 2 interrupt Flag */
# define TIM_SR_CC3IF ((uint16_t)0x0008) /*!<Capture/Compare 3 interrupt Flag */
# define TIM_SR_CC4IF ((uint16_t)0x0010) /*!<Capture/Compare 4 interrupt Flag */
# define TIM_SR_COMIF ((uint16_t)0x0020) /*!<COM interrupt Flag */
# define TIM_SR_TIF ((uint16_t)0x0040) /*!<Trigger interrupt Flag */
# define TIM_SR_BIF ((uint16_t)0x0080) /*!<Break interrupt Flag */
# define TIM_SR_CC1OF ((uint16_t)0x0200) /*!<Capture/Compare 1 Overcapture Flag */
# define TIM_SR_CC2OF ((uint16_t)0x0400) /*!<Capture/Compare 2 Overcapture Flag */
# define TIM_SR_CC3OF ((uint16_t)0x0800) /*!<Capture/Compare 3 Overcapture Flag */
# define TIM_SR_CC4OF ((uint16_t)0x1000) /*!<Capture/Compare 4 Overcapture Flag */
/******************* Bit definition for TIM_EGR register ********************/
# define TIM_EGR_UG ((uint8_t)0x01) /*!<Update Generation */
# define TIM_EGR_CC1G ((uint8_t)0x02) /*!<Capture/Compare 1 Generation */
# define TIM_EGR_CC2G ((uint8_t)0x04) /*!<Capture/Compare 2 Generation */
# define TIM_EGR_CC3G ((uint8_t)0x08) /*!<Capture/Compare 3 Generation */
# define TIM_EGR_CC4G ((uint8_t)0x10) /*!<Capture/Compare 4 Generation */
# define TIM_EGR_COMG ((uint8_t)0x20) /*!<Capture/Compare Control Update Generation */
# define TIM_EGR_TG ((uint8_t)0x40) /*!<Trigger Generation */
# define TIM_EGR_BG ((uint8_t)0x80) /*!<Break Generation */
/****************** Bit definition for TIM_CCMR1 register *******************/
# define TIM_CCMR1_CC1S ((uint16_t)0x0003) /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
# define TIM_CCMR1_CC1S_0 ((uint16_t)0x0001) /*!<Bit 0 */
# define TIM_CCMR1_CC1S_1 ((uint16_t)0x0002) /*!<Bit 1 */
# define TIM_CCMR1_OC1FE ((uint16_t)0x0004) /*!<Output Compare 1 Fast enable */
# define TIM_CCMR1_OC1PE ((uint16_t)0x0008) /*!<Output Compare 1 Preload enable */
# define TIM_CCMR1_OC1M ((uint16_t)0x0070) /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
# define TIM_CCMR1_OC1M_0 ((uint16_t)0x0010) /*!<Bit 0 */
# define TIM_CCMR1_OC1M_1 ((uint16_t)0x0020) /*!<Bit 1 */
# define TIM_CCMR1_OC1M_2 ((uint16_t)0x0040) /*!<Bit 2 */
# define TIM_CCMR1_OC1CE ((uint16_t)0x0080) /*!<Output Compare 1Clear Enable */
# define TIM_CCMR1_CC2S ((uint16_t)0x0300) /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
# define TIM_CCMR1_CC2S_0 ((uint16_t)0x0100) /*!<Bit 0 */
# define TIM_CCMR1_CC2S_1 ((uint16_t)0x0200) /*!<Bit 1 */
# define TIM_CCMR1_OC2FE ((uint16_t)0x0400) /*!<Output Compare 2 Fast enable */
# define TIM_CCMR1_OC2PE ((uint16_t)0x0800) /*!<Output Compare 2 Preload enable */
# define TIM_CCMR1_OC2M ((uint16_t)0x7000) /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
# define TIM_CCMR1_OC2M_0 ((uint16_t)0x1000) /*!<Bit 0 */
# define TIM_CCMR1_OC2M_1 ((uint16_t)0x2000) /*!<Bit 1 */
# define TIM_CCMR1_OC2M_2 ((uint16_t)0x4000) /*!<Bit 2 */
# define TIM_CCMR1_OC2CE ((uint16_t)0x8000) /*!<Output Compare 2 Clear Enable */
/*----------------------------------------------------------------------------*/
# define TIM_CCMR1_IC1PSC ((uint16_t)0x000C) /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
# define TIM_CCMR1_IC1PSC_0 ((uint16_t)0x0004) /*!<Bit 0 */
# define TIM_CCMR1_IC1PSC_1 ((uint16_t)0x0008) /*!<Bit 1 */
# define TIM_CCMR1_IC1F ((uint16_t)0x00F0) /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
# define TIM_CCMR1_IC1F_0 ((uint16_t)0x0010) /*!<Bit 0 */
# define TIM_CCMR1_IC1F_1 ((uint16_t)0x0020) /*!<Bit 1 */
# define TIM_CCMR1_IC1F_2 ((uint16_t)0x0040) /*!<Bit 2 */
# define TIM_CCMR1_IC1F_3 ((uint16_t)0x0080) /*!<Bit 3 */
# define TIM_CCMR1_IC2PSC ((uint16_t)0x0C00) /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
# define TIM_CCMR1_IC2PSC_0 ((uint16_t)0x0400) /*!<Bit 0 */
# define TIM_CCMR1_IC2PSC_1 ((uint16_t)0x0800) /*!<Bit 1 */
# define TIM_CCMR1_IC2F ((uint16_t)0xF000) /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
# define TIM_CCMR1_IC2F_0 ((uint16_t)0x1000) /*!<Bit 0 */
# define TIM_CCMR1_IC2F_1 ((uint16_t)0x2000) /*!<Bit 1 */
# define TIM_CCMR1_IC2F_2 ((uint16_t)0x4000) /*!<Bit 2 */
# define TIM_CCMR1_IC2F_3 ((uint16_t)0x8000) /*!<Bit 3 */
/****************** Bit definition for TIM_CCMR2 register *******************/
# define TIM_CCMR2_CC3S ((uint16_t)0x0003) /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
# define TIM_CCMR2_CC3S_0 ((uint16_t)0x0001) /*!<Bit 0 */
# define TIM_CCMR2_CC3S_1 ((uint16_t)0x0002) /*!<Bit 1 */
# define TIM_CCMR2_OC3FE ((uint16_t)0x0004) /*!<Output Compare 3 Fast enable */
# define TIM_CCMR2_OC3PE ((uint16_t)0x0008) /*!<Output Compare 3 Preload enable */
# define TIM_CCMR2_OC3M ((uint16_t)0x0070) /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
# define TIM_CCMR2_OC3M_0 ((uint16_t)0x0010) /*!<Bit 0 */
# define TIM_CCMR2_OC3M_1 ((uint16_t)0x0020) /*!<Bit 1 */
# define TIM_CCMR2_OC3M_2 ((uint16_t)0x0040) /*!<Bit 2 */
# define TIM_CCMR2_OC3CE ((uint16_t)0x0080) /*!<Output Compare 3 Clear Enable */
# define TIM_CCMR2_CC4S ((uint16_t)0x0300) /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
# define TIM_CCMR2_CC4S_0 ((uint16_t)0x0100) /*!<Bit 0 */
# define TIM_CCMR2_CC4S_1 ((uint16_t)0x0200) /*!<Bit 1 */
# define TIM_CCMR2_OC4FE ((uint16_t)0x0400) /*!<Output Compare 4 Fast enable */
# define TIM_CCMR2_OC4PE ((uint16_t)0x0800) /*!<Output Compare 4 Preload enable */
# define TIM_CCMR2_OC4M ((uint16_t)0x7000) /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
# define TIM_CCMR2_OC4M_0 ((uint16_t)0x1000) /*!<Bit 0 */
# define TIM_CCMR2_OC4M_1 ((uint16_t)0x2000) /*!<Bit 1 */
# define TIM_CCMR2_OC4M_2 ((uint16_t)0x4000) /*!<Bit 2 */
# define TIM_CCMR2_OC4CE ((uint16_t)0x8000) /*!<Output Compare 4 Clear Enable */
/*----------------------------------------------------------------------------*/
# define TIM_CCMR2_IC3PSC ((uint16_t)0x000C) /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
# define TIM_CCMR2_IC3PSC_0 ((uint16_t)0x0004) /*!<Bit 0 */
# define TIM_CCMR2_IC3PSC_1 ((uint16_t)0x0008) /*!<Bit 1 */
# define TIM_CCMR2_IC3F ((uint16_t)0x00F0) /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
# define TIM_CCMR2_IC3F_0 ((uint16_t)0x0010) /*!<Bit 0 */
# define TIM_CCMR2_IC3F_1 ((uint16_t)0x0020) /*!<Bit 1 */
# define TIM_CCMR2_IC3F_2 ((uint16_t)0x0040) /*!<Bit 2 */
# define TIM_CCMR2_IC3F_3 ((uint16_t)0x0080) /*!<Bit 3 */
# define TIM_CCMR2_IC4PSC ((uint16_t)0x0C00) /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
# define TIM_CCMR2_IC4PSC_0 ((uint16_t)0x0400) /*!<Bit 0 */
# define TIM_CCMR2_IC4PSC_1 ((uint16_t)0x0800) /*!<Bit 1 */
# define TIM_CCMR2_IC4F ((uint16_t)0xF000) /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
# define TIM_CCMR2_IC4F_0 ((uint16_t)0x1000) /*!<Bit 0 */
# define TIM_CCMR2_IC4F_1 ((uint16_t)0x2000) /*!<Bit 1 */
# define TIM_CCMR2_IC4F_2 ((uint16_t)0x4000) /*!<Bit 2 */
# define TIM_CCMR2_IC4F_3 ((uint16_t)0x8000) /*!<Bit 3 */
/******************* Bit definition for TIM_CCER register *******************/
# define TIM_CCER_CC1E ((uint16_t)0x0001) /*!<Capture/Compare 1 output enable */
# define TIM_CCER_CC1P ((uint16_t)0x0002) /*!<Capture/Compare 1 output Polarity */
# define TIM_CCER_CC1NE ((uint16_t)0x0004) /*!<Capture/Compare 1 Complementary output enable */
# define TIM_CCER_CC1NP ((uint16_t)0x0008) /*!<Capture/Compare 1 Complementary output Polarity */
# define TIM_CCER_CC2E ((uint16_t)0x0010) /*!<Capture/Compare 2 output enable */
# define TIM_CCER_CC2P ((uint16_t)0x0020) /*!<Capture/Compare 2 output Polarity */
# define TIM_CCER_CC2NE ((uint16_t)0x0040) /*!<Capture/Compare 2 Complementary output enable */
# define TIM_CCER_CC2NP ((uint16_t)0x0080) /*!<Capture/Compare 2 Complementary output Polarity */
# define TIM_CCER_CC3E ((uint16_t)0x0100) /*!<Capture/Compare 3 output enable */
# define TIM_CCER_CC3P ((uint16_t)0x0200) /*!<Capture/Compare 3 output Polarity */
# define TIM_CCER_CC3NE ((uint16_t)0x0400) /*!<Capture/Compare 3 Complementary output enable */
# define TIM_CCER_CC3NP ((uint16_t)0x0800) /*!<Capture/Compare 3 Complementary output Polarity */
# define TIM_CCER_CC4E ((uint16_t)0x1000) /*!<Capture/Compare 4 output enable */
# define TIM_CCER_CC4P ((uint16_t)0x2000) /*!<Capture/Compare 4 output Polarity */
# define TIM_CCER_CC4NP ((uint16_t)0x8000) /*!<Capture/Compare 4 Complementary output Polarity */
/******************* Bit definition for TIM_CNT register ********************/
# define TIM_CNT_CNT ((uint16_t)0xFFFF) /*!<Counter Value */
/******************* Bit definition for TIM_PSC register ********************/
# define TIM_PSC_PSC ((uint16_t)0xFFFF) /*!<Prescaler Value */
/******************* Bit definition for TIM_ARR register ********************/
# define TIM_ARR_ARR ((uint16_t)0xFFFF) /*!<actual auto-reload Value */
/******************* Bit definition for TIM_RCR register ********************/
# define TIM_RCR_REP ((uint8_t)0xFF) /*!<Repetition Counter Value */
/******************* Bit definition for TIM_CCR1 register *******************/
# define TIM_CCR1_CCR1 ((uint16_t)0xFFFF) /*!<Capture/Compare 1 Value */
/******************* Bit definition for TIM_CCR2 register *******************/
# define TIM_CCR2_CCR2 ((uint16_t)0xFFFF) /*!<Capture/Compare 2 Value */
/******************* Bit definition for TIM_CCR3 register *******************/
# define TIM_CCR3_CCR3 ((uint16_t)0xFFFF) /*!<Capture/Compare 3 Value */
/******************* Bit definition for TIM_CCR4 register *******************/
# define TIM_CCR4_CCR4 ((uint16_t)0xFFFF) /*!<Capture/Compare 4 Value */
/******************* Bit definition for TIM_BDTR register *******************/
# define TIM_BDTR_DTG ((uint16_t)0x00FF) /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
# define TIM_BDTR_DTG_0 ((uint16_t)0x0001) /*!<Bit 0 */
# define TIM_BDTR_DTG_1 ((uint16_t)0x0002) /*!<Bit 1 */
# define TIM_BDTR_DTG_2 ((uint16_t)0x0004) /*!<Bit 2 */
# define TIM_BDTR_DTG_3 ((uint16_t)0x0008) /*!<Bit 3 */
# define TIM_BDTR_DTG_4 ((uint16_t)0x0010) /*!<Bit 4 */
# define TIM_BDTR_DTG_5 ((uint16_t)0x0020) /*!<Bit 5 */
# define TIM_BDTR_DTG_6 ((uint16_t)0x0040) /*!<Bit 6 */
# define TIM_BDTR_DTG_7 ((uint16_t)0x0080) /*!<Bit 7 */
# define TIM_BDTR_LOCK ((uint16_t)0x0300) /*!<LOCK[1:0] bits (Lock Configuration) */
# define TIM_BDTR_LOCK_0 ((uint16_t)0x0100) /*!<Bit 0 */
# define TIM_BDTR_LOCK_1 ((uint16_t)0x0200) /*!<Bit 1 */
# define TIM_BDTR_OSSI ((uint16_t)0x0400) /*!<Off-State Selection for Idle mode */
# define TIM_BDTR_OSSR ((uint16_t)0x0800) /*!<Off-State Selection for Run mode */
# define TIM_BDTR_BKE ((uint16_t)0x1000) /*!<Break enable */
# define TIM_BDTR_BKP ((uint16_t)0x2000) /*!<Break Polarity */
# define TIM_BDTR_AOE ((uint16_t)0x4000) /*!<Automatic Output enable */
# define TIM_BDTR_MOE ((uint16_t)0x8000) /*!<Main Output enable */
/******************* Bit definition for TIM_DCR register ********************/
# define TIM_DCR_DBA ((uint16_t)0x001F) /*!<DBA[4:0] bits (DMA Base Address) */
# define TIM_DCR_DBA_0 ((uint16_t)0x0001) /*!<Bit 0 */
# define TIM_DCR_DBA_1 ((uint16_t)0x0002) /*!<Bit 1 */
# define TIM_DCR_DBA_2 ((uint16_t)0x0004) /*!<Bit 2 */
# define TIM_DCR_DBA_3 ((uint16_t)0x0008) /*!<Bit 3 */
# define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */
# define TIM_DCR_DBL ((uint16_t)0x1F00) /*!<DBL[4:0] bits (DMA Burst Length) */
# define TIM_DCR_DBL_0 ((uint16_t)0x0100) /*!<Bit 0 */
# define TIM_DCR_DBL_1 ((uint16_t)0x0200) /*!<Bit 1 */
# define TIM_DCR_DBL_2 ((uint16_t)0x0400) /*!<Bit 2 */
# define TIM_DCR_DBL_3 ((uint16_t)0x0800) /*!<Bit 3 */
# define TIM_DCR_DBL_4 ((uint16_t)0x1000) /*!<Bit 4 */
/******************* Bit definition for TIM_DMAR register *******************/
# define TIM_DMAR_DMAB ((uint16_t)0xFFFF) /*!<DMA register for burst accesses */
/******************* Bit definition for TIM_OR register *********************/
# define TIM14_OR_TI1_RMP ((uint16_t)0x00C0) /*!<TI1_RMP[1:0] bits (TIM14 Input 4 remap) */
# define TIM14_OR_TI1_RMP_0 ((uint16_t)0x0040) /*!<Bit 0 */
# define TIM14_OR_TI1_RMP_1 ((uint16_t)0x0080) /*!<Bit 1 */
/******************************************************************************/
/* */
/* Universal Synchronous Asynchronous Receiver Transmitter (USART) */
/* */
/******************************************************************************/
/****************** Bit definition for USART_CR1 register *******************/
# define USART_CR1_UE ((uint32_t)0x00000001) /*!< USART Enable */
# define USART_CR1_UESM ((uint32_t)0x00000002) /*!< USART Enable in STOP Mode */
# define USART_CR1_RE ((uint32_t)0x00000004) /*!< Receiver Enable */
# define USART_CR1_TE ((uint32_t)0x00000008) /*!< Transmitter Enable */
# define USART_CR1_IDLEIE ((uint32_t)0x00000010) /*!< IDLE Interrupt Enable */
# define USART_CR1_RXNEIE ((uint32_t)0x00000020) /*!< RXNE Interrupt Enable */
# define USART_CR1_TCIE ((uint32_t)0x00000040) /*!< Transmission Complete Interrupt Enable */
# define USART_CR1_TXEIE ((uint32_t)0x00000080) /*!< TXE Interrupt Enable */
# define USART_CR1_PEIE ((uint32_t)0x00000100) /*!< PE Interrupt Enable */
# define USART_CR1_PS ((uint32_t)0x00000200) /*!< Parity Selection */
# define USART_CR1_PCE ((uint32_t)0x00000400) /*!< Parity Control Enable */
# define USART_CR1_WAKE ((uint32_t)0x00000800) /*!< Receiver Wakeup method */
# define USART_CR1_M ((uint32_t)0x00001000) /*!< Word length */
# define USART_CR1_MME ((uint32_t)0x00002000) /*!< Mute Mode Enable */
# define USART_CR1_CMIE ((uint32_t)0x00004000) /*!< Character match interrupt enable */
# define USART_CR1_OVER8 ((uint32_t)0x00008000) /*!< Oversampling by 8-bit or 16-bit mode */
# define USART_CR1_DEDT ((uint32_t)0x001F0000) /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */
# define USART_CR1_DEDT_0 ((uint32_t)0x00010000) /*!< Bit 0 */
# define USART_CR1_DEDT_1 ((uint32_t)0x00020000) /*!< Bit 1 */
# define USART_CR1_DEDT_2 ((uint32_t)0x00040000) /*!< Bit 2 */
# define USART_CR1_DEDT_3 ((uint32_t)0x00080000) /*!< Bit 3 */
# define USART_CR1_DEDT_4 ((uint32_t)0x00100000) /*!< Bit 4 */
# define USART_CR1_DEAT ((uint32_t)0x03E00000) /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */
# define USART_CR1_DEAT_0 ((uint32_t)0x00200000) /*!< Bit 0 */
# define USART_CR1_DEAT_1 ((uint32_t)0x00400000) /*!< Bit 1 */
# define USART_CR1_DEAT_2 ((uint32_t)0x00800000) /*!< Bit 2 */
# define USART_CR1_DEAT_3 ((uint32_t)0x01000000) /*!< Bit 3 */
# define USART_CR1_DEAT_4 ((uint32_t)0x02000000) /*!< Bit 4 */
# define USART_CR1_RTOIE ((uint32_t)0x04000000) /*!< Receive Time Out interrupt enable */
# define USART_CR1_EOBIE ((uint32_t)0x08000000) /*!< End of Block interrupt enable */
/****************** Bit definition for USART_CR2 register *******************/
# define USART_CR2_ADDM7 ((uint32_t)0x00000010) /*!< 7-bit or 4-bit Address Detection */
# define USART_CR2_LBDL ((uint32_t)0x00000020) /*!< LIN Break Detection Length */
# define USART_CR2_LBDIE ((uint32_t)0x00000040) /*!< LIN Break Detection Interrupt Enable */
# define USART_CR2_LBCL ((uint32_t)0x00000100) /*!< Last Bit Clock pulse */
# define USART_CR2_CPHA ((uint32_t)0x00000200) /*!< Clock Phase */
# define USART_CR2_CPOL ((uint32_t)0x00000400) /*!< Clock Polarity */
# define USART_CR2_CLKEN ((uint32_t)0x00000800) /*!< Clock Enable */
# define USART_CR2_STOP ((uint32_t)0x00003000) /*!< STOP[1:0] bits (STOP bits) */
# define USART_CR2_STOP_0 ((uint32_t)0x00001000) /*!< Bit 0 */
# define USART_CR2_STOP_1 ((uint32_t)0x00002000) /*!< Bit 1 */
# define USART_CR2_LINEN ((uint32_t)0x00004000) /*!< LIN mode enable */
# define USART_CR2_SWAP ((uint32_t)0x00008000) /*!< SWAP TX/RX pins */
# define USART_CR2_RXINV ((uint32_t)0x00010000) /*!< RX pin active level inversion */
# define USART_CR2_TXINV ((uint32_t)0x00020000) /*!< TX pin active level inversion */
# define USART_CR2_DATAINV ((uint32_t)0x00040000) /*!< Binary data inversion */
# define USART_CR2_MSBFIRST ((uint32_t)0x00080000) /*!< Most Significant Bit First */
# define USART_CR2_ABREN ((uint32_t)0x00100000) /*!< Auto Baud-Rate Enable*/
# define USART_CR2_ABRMODE ((uint32_t)0x00600000) /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
# define USART_CR2_ABRMODE_0 ((uint32_t)0x00200000) /*!< Bit 0 */
# define USART_CR2_ABRMODE_1 ((uint32_t)0x00400000) /*!< Bit 1 */
# define USART_CR2_RTOEN ((uint32_t)0x00800000) /*!< Receiver Time-Out enable */
# define USART_CR2_ADD ((uint32_t)0xFF000000) /*!< Address of the USART node */
/****************** Bit definition for USART_CR3 register *******************/
# define USART_CR3_EIE ((uint32_t)0x00000001) /*!< Error Interrupt Enable */
# define USART_CR3_IREN ((uint32_t)0x00000002) /*!< IrDA mode Enable */
# define USART_CR3_IRLP ((uint32_t)0x00000004) /*!< IrDA Low-Power */
# define USART_CR3_HDSEL ((uint32_t)0x00000008) /*!< Half-Duplex Selection */
# define USART_CR3_NACK ((uint32_t)0x00000010) /*!< SmartCard NACK enable */
# define USART_CR3_SCEN ((uint32_t)0x00000020) /*!< SmartCard mode enable */
# define USART_CR3_DMAR ((uint32_t)0x00000040) /*!< DMA Enable Receiver */
# define USART_CR3_DMAT ((uint32_t)0x00000080) /*!< DMA Enable Transmitter */
# define USART_CR3_RTSE ((uint32_t)0x00000100) /*!< RTS Enable */
# define USART_CR3_CTSE ((uint32_t)0x00000200) /*!< CTS Enable */
# define USART_CR3_CTSIE ((uint32_t)0x00000400) /*!< CTS Interrupt Enable */
# define USART_CR3_ONEBIT ((uint32_t)0x00000800) /*!< One sample bit method enable */
# define USART_CR3_OVRDIS ((uint32_t)0x00001000) /*!< Overrun Disable */
# define USART_CR3_DDRE ((uint32_t)0x00002000) /*!< DMA Disable on Reception Error */
# define USART_CR3_DEM ((uint32_t)0x00004000) /*!< Driver Enable Mode */
# define USART_CR3_DEP ((uint32_t)0x00008000) /*!< Driver Enable Polarity Selection */
# define USART_CR3_SCARCNT ((uint32_t)0x000E0000) /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
# define USART_CR3_SCARCNT_0 ((uint32_t)0x00020000) /*!< Bit 0 */
# define USART_CR3_SCARCNT_1 ((uint32_t)0x00040000) /*!< Bit 1 */
# define USART_CR3_SCARCNT_2 ((uint32_t)0x00080000) /*!< Bit 2 */
# define USART_CR3_WUS ((uint32_t)0x00300000) /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */
# define USART_CR3_WUS_0 ((uint32_t)0x00100000) /*!< Bit 0 */
# define USART_CR3_WUS_1 ((uint32_t)0x00200000) /*!< Bit 1 */
# define USART_CR3_WUFIE ((uint32_t)0x00400000) /*!< Wake Up Interrupt Enable */
/****************** Bit definition for USART_BRR register *******************/
# define USART_BRR_DIV_FRACTION ((uint16_t)0x000F) /*!< Fraction of USARTDIV */
# define USART_BRR_DIV_MANTISSA ((uint16_t)0xFFF0) /*!< Mantissa of USARTDIV */
/****************** Bit definition for USART_GTPR register ******************/
# define USART_GTPR_PSC ((uint16_t)0x00FF) /*!< PSC[7:0] bits (Prescaler value) */
# define USART_GTPR_GT ((uint16_t)0xFF00) /*!< GT[7:0] bits (Guard time value) */
/******************* Bit definition for USART_RTOR register *****************/
# define USART_RTOR_RTO ((uint32_t)0x00FFFFFF) /*!< Receiver Time Out Value */
# define USART_RTOR_BLEN ((uint32_t)0xFF000000) /*!< Block Length */
/******************* Bit definition for USART_RQR register ******************/
# define USART_RQR_ABRRQ ((uint16_t)0x0001) /*!< Auto-Baud Rate Request */
# define USART_RQR_SBKRQ ((uint16_t)0x0002) /*!< Send Break Request */
# define USART_RQR_MMRQ ((uint16_t)0x0004) /*!< Mute Mode Request */
# define USART_RQR_RXFRQ ((uint16_t)0x0008) /*!< Receive Data flush Request */
# define USART_RQR_TXFRQ ((uint16_t)0x0010) /*!< Transmit data flush Request */
/******************* Bit definition for USART_ISR register ******************/
# define USART_ISR_PE ((uint32_t)0x00000001) /*!< Parity Error */
# define USART_ISR_FE ((uint32_t)0x00000002) /*!< Framing Error */
# define USART_ISR_NE ((uint32_t)0x00000004) /*!< Noise detected Flag */
# define USART_ISR_ORE ((uint32_t)0x00000008) /*!< OverRun Error */
# define USART_ISR_IDLE ((uint32_t)0x00000010) /*!< IDLE line detected */
# define USART_ISR_RXNE ((uint32_t)0x00000020) /*!< Read Data Register Not Empty */
# define USART_ISR_TC ((uint32_t)0x00000040) /*!< Transmission Complete */
# define USART_ISR_TXE ((uint32_t)0x00000080) /*!< Transmit Data Register Empty */
# define USART_ISR_LBD ((uint32_t)0x00000100) /*!< LIN Break Detection Flag */
# define USART_ISR_CTSIF ((uint32_t)0x00000200) /*!< CTS interrupt flag */
# define USART_ISR_CTS ((uint32_t)0x00000400) /*!< CTS flag */
# define USART_ISR_RTOF ((uint32_t)0x00000800) /*!< Receiver Time Out */
# define USART_ISR_EOBF ((uint32_t)0x00001000) /*!< End Of Block Flag */
# define USART_ISR_ABRE ((uint32_t)0x00004000) /*!< Auto-Baud Rate Error */
# define USART_ISR_ABRF ((uint32_t)0x00008000) /*!< Auto-Baud Rate Flag */
# define USART_ISR_BUSY ((uint32_t)0x00010000) /*!< Busy Flag */
# define USART_ISR_CMF ((uint32_t)0x00020000) /*!< Character Match Flag */
# define USART_ISR_SBKF ((uint32_t)0x00040000) /*!< Send Break Flag */
# define USART_ISR_RWU ((uint32_t)0x00080000) /*!< Receive Wake Up from mute mode Flag */
# define USART_ISR_WUF ((uint32_t)0x00100000) /*!< Wake Up from stop mode Flag */
# define USART_ISR_TEACK ((uint32_t)0x00200000) /*!< Transmit Enable Acknowledge Flag */
# define USART_ISR_REACK ((uint32_t)0x00400000) /*!< Receive Enable Acknowledge Flag */
/******************* Bit definition for USART_ICR register ******************/
# define USART_ICR_PECF ((uint32_t)0x00000001) /*!< Parity Error Clear Flag */
# define USART_ICR_FECF ((uint32_t)0x00000002) /*!< Framing Error Clear Flag */
# define USART_ICR_NCF ((uint32_t)0x00000004) /*!< Noise detected Clear Flag */
# define USART_ICR_ORECF ((uint32_t)0x00000008) /*!< OverRun Error Clear Flag */
# define USART_ICR_IDLECF ((uint32_t)0x00000010) /*!< IDLE line detected Clear Flag */
# define USART_ICR_TCCF ((uint32_t)0x00000040) /*!< Transmission Complete Clear Flag */
# define USART_ICR_LBDCF ((uint32_t)0x00000100) /*!< LIN Break Detection Clear Flag */
# define USART_ICR_CTSCF ((uint32_t)0x00000200) /*!< CTS Interrupt Clear Flag */
# define USART_ICR_RTOCF ((uint32_t)0x00000800) /*!< Receiver Time Out Clear Flag */
# define USART_ICR_EOBCF ((uint32_t)0x00001000) /*!< End Of Block Clear Flag */
# define USART_ICR_CMCF ((uint32_t)0x00020000) /*!< Character Match Clear Flag */
# define USART_ICR_WUCF ((uint32_t)0x00100000) /*!< Wake Up from stop mode Clear Flag */
/******************* Bit definition for USART_RDR register ******************/
# define USART_RDR_RDR ((uint16_t)0x01FF) /*!< RDR[8:0] bits (Receive Data value) */
/******************* Bit definition for USART_TDR register ******************/
# define USART_TDR_TDR ((uint16_t)0x01FF) /*!< TDR[8:0] bits (Transmit Data value) */
/******************************************************************************/
/* */
/* Window WATCHDOG */
/* */
/******************************************************************************/
/******************* Bit definition for WWDG_CR register ********************/
# define WWDG_CR_T ((uint8_t)0x7F) /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
# define WWDG_CR_T0 ((uint8_t)0x01) /*!<Bit 0 */
# define WWDG_CR_T1 ((uint8_t)0x02) /*!<Bit 1 */
# define WWDG_CR_T2 ((uint8_t)0x04) /*!<Bit 2 */
# define WWDG_CR_T3 ((uint8_t)0x08) /*!<Bit 3 */
# define WWDG_CR_T4 ((uint8_t)0x10) /*!<Bit 4 */
# define WWDG_CR_T5 ((uint8_t)0x20) /*!<Bit 5 */
# define WWDG_CR_T6 ((uint8_t)0x40) /*!<Bit 6 */
# define WWDG_CR_WDGA ((uint8_t)0x80) /*!<Activation bit */
/******************* Bit definition for WWDG_CFR register *******************/
# define WWDG_CFR_W ((uint16_t)0x007F) /*!<W[6:0] bits (7-bit window value) */
# define WWDG_CFR_W0 ((uint16_t)0x0001) /*!<Bit 0 */
# define WWDG_CFR_W1 ((uint16_t)0x0002) /*!<Bit 1 */
# define WWDG_CFR_W2 ((uint16_t)0x0004) /*!<Bit 2 */
# define WWDG_CFR_W3 ((uint16_t)0x0008) /*!<Bit 3 */
# define WWDG_CFR_W4 ((uint16_t)0x0010) /*!<Bit 4 */
# define WWDG_CFR_W5 ((uint16_t)0x0020) /*!<Bit 5 */
# define WWDG_CFR_W6 ((uint16_t)0x0040) /*!<Bit 6 */
# define WWDG_CFR_WDGTB ((uint16_t)0x0180) /*!<WDGTB[1:0] bits (Timer Base) */
# define WWDG_CFR_WDGTB0 ((uint16_t)0x0080) /*!<Bit 0 */
# define WWDG_CFR_WDGTB1 ((uint16_t)0x0100) /*!<Bit 1 */
# define WWDG_CFR_EWI ((uint16_t)0x0200) /*!<Early Wakeup Interrupt */
/******************* Bit definition for WWDG_SR register ********************/
# define WWDG_SR_EWIF ((uint8_t)0x01) /*!<Early Wakeup Interrupt Flag */
/**
* @ }
*/
/**
* @ }
*/
# ifdef USE_STDPERIPH_DRIVER
# include "stm32f37x_conf.h"
# endif /* USE_STDPERIPH_DRIVER */
/** @addtogroup Exported_macro
* @ {
*/
# define SET_BIT(REG, BIT) ((REG) |= (BIT))
# define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT))
# define READ_BIT(REG, BIT) ((REG) & (BIT))
# define CLEAR_REG(REG) ((REG) = (0x0))
# define WRITE_REG(REG, VAL) ((REG) = (VAL))
# define READ_REG(REG) ((REG))
# define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
/**
* @ }
*/
# ifdef __cplusplus
}
# endif /* __cplusplus */
# endif /* __STM32F37x_H */
/**
* @ }
*/
/**
* @ }
*/
/******************* (C) COPYRIGHT 2012 STMicroelectronics *****END OF FILE****/
