122 lines
3.1 KiB
C
122 lines
3.1 KiB
C
|
/*
|
||
|
|
ChibiOS/RT - Copyright (C) 2006-2013 Giovanni Di Sirio
|
||
|
|
|
||
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
||
|
|
you may not use this file except in compliance with the License.
|
||
|
|
You may obtain a copy of the License at
|
||
|
|
|
||
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
||
|
|
|
||
|
|
Unless required by applicable law or agreed to in writing, software
|
||
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
||
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||
|
|
See the License for the specific language governing permissions and
|
||
|
|
limitations under the License.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _BOARD_H_
|
||
|
|
#define _BOARD_H_
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Setup for STMicroelectronics STM8S-Discovery board.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Board identifiers.
|
||
|
|
*/
|
||
|
|
#define BOARD_ST_STM8S_DISCOVERY
|
||
|
|
#define BOARD_NAME "ST STM8S-Discovery"
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Board frequencies.
|
||
|
|
*/
|
||
|
|
#define HSECLK 16000000
|
||
|
|
|
||
|
|
/*
|
||
|
|
* MCU model used on the board.
|
||
|
|
*/
|
||
|
|
#define STM8S105
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Pin definitions.
|
||
|
|
*/
|
||
|
|
#define PA_OSCIN 1
|
||
|
|
#define PA_OSCOUT 2
|
||
|
|
|
||
|
|
#define PC_TS_KEY 1
|
||
|
|
#define PC_TS_LOADREF 2
|
||
|
|
#define PC_TS_SHIELD 3
|
||
|
|
|
||
|
|
#define PD_LD10 0
|
||
|
|
#define PD_SWIM 1
|
||
|
|
#define PD_TX 5
|
||
|
|
#define PD_RX 6
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Port A initial setup.
|
||
|
|
*/
|
||
|
|
#define VAL_GPIOAODR 0
|
||
|
|
#define VAL_GPIOADDR 0 /* All inputs. */
|
||
|
|
#define VAL_GPIOACR1 0xFF /* All pull-up or push-pull. */
|
||
|
|
#define VAL_GPIOACR2 0
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Port B initial setup.
|
||
|
|
*/
|
||
|
|
#define VAL_GPIOBODR 0
|
||
|
|
#define VAL_GPIOBDDR 0 /* All inputs. */
|
||
|
|
#define VAL_GPIOBCR1 0xFF /* All push-pull. */
|
||
|
|
#define VAL_GPIOBCR2 0
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Port C initial setup.
|
||
|
|
*/
|
||
|
|
#define VAL_GPIOCODR 0
|
||
|
|
#define VAL_GPIOCDDR 0 /* All inputs. */
|
||
|
|
#define VAL_GPIOCCR1 0xFF /* All pull-up. */
|
||
|
|
#define VAL_GPIOCCR2 0
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Port D initial setup.
|
||
|
|
*/
|
||
|
|
#define VAL_GPIODODR (1 << PD_LD10) | (1 << PD_TX)
|
||
|
|
#define VAL_GPIODDDR (1 << PD_LD10) | (1 << PD_TX)
|
||
|
|
#define VAL_GPIODCR1 0xFF /* All pull-up. */
|
||
|
|
#define VAL_GPIODCR2 0
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Port E initial setup.
|
||
|
|
*/
|
||
|
|
#define VAL_GPIOEODR 0
|
||
|
|
#define VAL_GPIOEDDR 0 /* All inputs. */
|
||
|
|
#define VAL_GPIOECR1 0xFF /* All pull-up. */
|
||
|
|
#define VAL_GPIOECR2 0
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Port F initial setup.
|
||
|
|
*/
|
||
|
|
#define VAL_GPIOFODR 0
|
||
|
|
#define VAL_GPIOFDDR 0 /* All inputs. */
|
||
|
|
#define VAL_GPIOFCR1 0xFF /* All pull-up. */
|
||
|
|
#define VAL_GPIOFCR2 0
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Port G initial setup.
|
||
|
|
*/
|
||
|
|
#define VAL_GPIOGODR 0
|
||
|
|
#define VAL_GPIOGDDR 0 /* All inputs. */
|
||
|
|
#define VAL_GPIOGCR1 0xFF /* All pull-up or push-pull. */
|
||
|
|
#define VAL_GPIOGCR2 0
|
||
|
|
|
||
|
|
#if !defined(_FROM_ASM_)
|
||
|
|
#ifdef __cplusplus
|
||
|
|
extern "C" {
|
||
|
|
#endif
|
||
|
|
void boardInit(void);
|
||
|
|
#ifdef __cplusplus
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
#endif /* _FROM_ASM_ */
|
||
|
|
|
||
|
|
#endif /* _BOARD_H_ */
|