2011-11-02 17:36:00 +00:00
|
|
|
/*
|
|
|
|
|
ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010,
|
2012-01-21 14:29:42 +00:00
|
|
|
2011,2012 Giovanni Di Sirio.
|
2011-11-02 17:36:00 +00:00
|
|
|
|
|
|
|
|
This file is part of ChibiOS/RT.
|
|
|
|
|
|
|
|
|
|
ChibiOS/RT is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
|
|
ChibiOS/RT is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _BOARD_H_
|
|
|
|
|
#define _BOARD_H_
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Setup for STMicroelectronics STM32F4-Discovery board.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Board identifier.
|
|
|
|
|
*/
|
|
|
|
|
#define BOARD_ST_STM32F4_DISCOVERY
|
2012-07-08 14:13:46 +00:00
|
|
|
#define BOARD_NAME "STMicroelectronics STM32F4-Discovery"
|
|
|
|
|
|
2011-11-02 17:36:00 +00:00
|
|
|
|
|
|
|
|
/*
|
2012-07-08 14:13:46 +00:00
|
|
|
* Board oscillators-related settings.
|
|
|
|
|
* NOTE: LSE not fitted.
|
2011-11-02 17:36:00 +00:00
|
|
|
*/
|
2012-07-08 14:13:46 +00:00
|
|
|
#if !defined(STM32_LSECLK)
|
|
|
|
|
#define STM32_LSECLK 0
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if !defined(STM32_HSECLK)
|
|
|
|
|
#define STM32_HSECLK 8000000
|
|
|
|
|
#endif
|
|
|
|
|
|
2011-11-02 17:36:00 +00:00
|
|
|
|
2011-11-04 20:20:36 +00:00
|
|
|
/*
|
|
|
|
|
* Board voltages.
|
|
|
|
|
* Required for performance limits calculation.
|
|
|
|
|
*/
|
2012-07-08 14:13:46 +00:00
|
|
|
#define STM32_VDD 300
|
2011-11-04 20:20:36 +00:00
|
|
|
|
2011-11-02 17:36:00 +00:00
|
|
|
/*
|
2011-11-27 11:00:04 +00:00
|
|
|
* MCU type as defined in the ST header file stm32f4xx.h.
|
2011-11-02 17:36:00 +00:00
|
|
|
*/
|
|
|
|
|
#define STM32F4XX
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* IO pins assignments.
|
|
|
|
|
*/
|
2012-07-08 14:13:46 +00:00
|
|
|
#define GPIOA_BUTTON 0
|
|
|
|
|
#define GPIOA_PIN1 1
|
|
|
|
|
#define GPIOA_PIN2 2
|
|
|
|
|
#define GPIOA_PIN3 3
|
|
|
|
|
#define GPIOA_LRCK 4
|
|
|
|
|
#define GPIOA_SPC 5
|
|
|
|
|
#define GPIOA_SDO 6
|
|
|
|
|
#define GPIOA_SDI 7
|
|
|
|
|
#define GPIOA_PIN8 8
|
|
|
|
|
#define GPIOA_VBUS_FS 9
|
|
|
|
|
#define GPIOA_OTG_FS_ID 10
|
|
|
|
|
#define GPIOA_OTG_FS_DM 11
|
|
|
|
|
#define GPIOA_OTG_FS_DP 12
|
|
|
|
|
#define GPIOA_SWDIO 13
|
|
|
|
|
#define GPIOA_SWCLK 14
|
|
|
|
|
#define GPIOA_PIN15 15
|
|
|
|
|
|
|
|
|
|
#define GPIOB_PIN0 0
|
|
|
|
|
#define GPIOB_PIN1 1
|
|
|
|
|
#define GPIOB_PIN2 2
|
|
|
|
|
#define GPIOB_SWO 3
|
|
|
|
|
#define GPIOB_PIN4 4
|
|
|
|
|
#define GPIOB_PIN5 5
|
|
|
|
|
#define GPIOB_SCL 6
|
|
|
|
|
#define GPIOB_PIN7 7
|
|
|
|
|
#define GPIOB_PIN8 8
|
|
|
|
|
#define GPIOB_SDA 9
|
|
|
|
|
#define GPIOB_CLK_IN 10
|
|
|
|
|
#define GPIOB_PIN11 11
|
|
|
|
|
#define GPIOB_PIN12 12
|
|
|
|
|
#define GPIOB_PIN13 13
|
|
|
|
|
#define GPIOB_PIN14 14
|
|
|
|
|
#define GPIOB_PIN15 15
|
|
|
|
|
|
|
|
|
|
#define GPIOC_OTG_FS_POWER_ON 0
|
|
|
|
|
#define GPIOC_PIN1 1
|
|
|
|
|
#define GPIOC_PIN2 2
|
|
|
|
|
#define GPIOC_PDM_OUT 3
|
|
|
|
|
#define GPIOC_PIN4 4
|
|
|
|
|
#define GPIOC_PIN5 5
|
|
|
|
|
#define GPIOC_PIN6 6
|
|
|
|
|
#define GPIOC_MCLK 7
|
|
|
|
|
#define GPIOC_PIN8 8
|
|
|
|
|
#define GPIOC_PIN9 9
|
|
|
|
|
#define GPIOC_SCLK 10
|
|
|
|
|
#define GPIOC_PIN11 11
|
|
|
|
|
#define GPIOC_SDIN 12
|
|
|
|
|
#define GPIOC_PIN13 13
|
|
|
|
|
#define GPIOC_PIN14 14
|
|
|
|
|
#define GPIOC_PIN15 15
|
|
|
|
|
|
|
|
|
|
#define GPIOD_PIN0 0
|
|
|
|
|
#define GPIOD_PIN1 1
|
|
|
|
|
#define GPIOD_PIN2 2
|
|
|
|
|
#define GPIOD_PIN3 3
|
|
|
|
|
#define GPIOD_RESET 4
|
|
|
|
|
#define GPIOD_OVER_CURRENT 5
|
|
|
|
|
#define GPIOD_PIN6 6
|
|
|
|
|
#define GPIOD_PIN7 7
|
|
|
|
|
#define GPIOD_PIN8 8
|
|
|
|
|
#define GPIOD_PIN9 9
|
|
|
|
|
#define GPIOD_PIN10 10
|
|
|
|
|
#define GPIOD_PIN11 11
|
|
|
|
|
#define GPIOD_LED4 12
|
|
|
|
|
#define GPIOD_LED3 13
|
|
|
|
|
#define GPIOD_LED5 14
|
|
|
|
|
#define GPIOD_LED6 15
|
|
|
|
|
|
|
|
|
|
#define GPIOE_INT1 0
|
|
|
|
|
#define GPIOE_INT2 1
|
|
|
|
|
#define GPIOE_PIN2 2
|
|
|
|
|
#define GPIOE_CS_SPI 3
|
|
|
|
|
#define GPIOE_PIN4 4
|
|
|
|
|
#define GPIOE_PIN5 5
|
|
|
|
|
#define GPIOE_PIN6 6
|
|
|
|
|
#define GPIOE_PIN7 7
|
|
|
|
|
#define GPIOE_PIN8 8
|
|
|
|
|
#define GPIOE_PIN9 9
|
|
|
|
|
#define GPIOE_PIN10 10
|
|
|
|
|
#define GPIOE_PIN11 11
|
|
|
|
|
#define GPIOE_PIN12 12
|
|
|
|
|
#define GPIOE_PIN13 13
|
|
|
|
|
#define GPIOE_PIN14 14
|
|
|
|
|
#define GPIOE_PIN15 15
|
|
|
|
|
|
|
|
|
|
#define GPIOF_PIN0 0
|
|
|
|
|
#define GPIOF_PIN1 1
|
|
|
|
|
#define GPIOF_PIN2 2
|
|
|
|
|
#define GPIOF_PIN3 3
|
|
|
|
|
#define GPIOF_PIN4 4
|
|
|
|
|
#define GPIOF_PIN5 5
|
|
|
|
|
#define GPIOF_PIN6 6
|
|
|
|
|
#define GPIOF_PIN7 7
|
|
|
|
|
#define GPIOF_PIN8 8
|
|
|
|
|
#define GPIOF_PIN9 9
|
|
|
|
|
#define GPIOF_PIN10 10
|
|
|
|
|
#define GPIOF_PIN11 11
|
|
|
|
|
#define GPIOF_PIN12 12
|
|
|
|
|
#define GPIOF_PIN13 13
|
|
|
|
|
#define GPIOF_PIN14 14
|
|
|
|
|
#define GPIOF_PIN15 15
|
|
|
|
|
|
|
|
|
|
#define GPIOG_PIN0 0
|
|
|
|
|
#define GPIOG_PIN1 1
|
|
|
|
|
#define GPIOG_PIN2 2
|
|
|
|
|
#define GPIOG_PIN3 3
|
|
|
|
|
#define GPIOG_PIN4 4
|
|
|
|
|
#define GPIOG_PIN5 5
|
|
|
|
|
#define GPIOG_PIN6 6
|
|
|
|
|
#define GPIOG_PIN7 7
|
|
|
|
|
#define GPIOG_PIN8 8
|
|
|
|
|
#define GPIOG_PIN9 9
|
|
|
|
|
#define GPIOG_PIN10 10
|
|
|
|
|
#define GPIOG_PIN11 11
|
|
|
|
|
#define GPIOG_PIN12 12
|
|
|
|
|
#define GPIOG_PIN13 13
|
|
|
|
|
#define GPIOG_PIN14 14
|
|
|
|
|
#define GPIOG_PIN15 15
|
|
|
|
|
|
|
|
|
|
#define GPIOH_OSC_IN 0
|
|
|
|
|
#define GPIOH_OSC_OUT 1
|
|
|
|
|
#define GPIOH_PIN2 2
|
|
|
|
|
#define GPIOH_PIN3 3
|
|
|
|
|
#define GPIOH_PIN4 4
|
|
|
|
|
#define GPIOH_PIN5 5
|
|
|
|
|
#define GPIOH_PIN6 6
|
|
|
|
|
#define GPIOH_PIN7 7
|
|
|
|
|
#define GPIOH_PIN8 8
|
|
|
|
|
#define GPIOH_PIN9 9
|
|
|
|
|
#define GPIOH_PIN10 10
|
|
|
|
|
#define GPIOH_PIN11 11
|
|
|
|
|
#define GPIOH_PIN12 12
|
|
|
|
|
#define GPIOH_PIN13 13
|
|
|
|
|
#define GPIOH_PIN14 14
|
|
|
|
|
#define GPIOH_PIN15 15
|
|
|
|
|
|
|
|
|
|
#define GPIOI_PIN0 0
|
|
|
|
|
#define GPIOI_PIN1 1
|
|
|
|
|
#define GPIOI_PIN2 2
|
|
|
|
|
#define GPIOI_PIN3 3
|
|
|
|
|
#define GPIOI_PIN4 4
|
|
|
|
|
#define GPIOI_PIN5 5
|
|
|
|
|
#define GPIOI_PIN6 6
|
|
|
|
|
#define GPIOI_PIN7 7
|
|
|
|
|
#define GPIOI_PIN8 8
|
|
|
|
|
#define GPIOI_PIN9 9
|
|
|
|
|
#define GPIOI_PIN10 10
|
|
|
|
|
#define GPIOI_PIN11 11
|
|
|
|
|
#define GPIOI_PIN12 12
|
|
|
|
|
#define GPIOI_PIN13 13
|
|
|
|
|
#define GPIOI_PIN14 14
|
|
|
|
|
#define GPIOI_PIN15 15
|
2011-11-02 17:36:00 +00:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* I/O ports initial setup, this configuration is established soon after reset
|
|
|
|
|
* in the initialization code.
|
|
|
|
|
* Please refer to the STM32 Reference Manual for details.
|
|
|
|
|
*/
|
|
|
|
|
#define PIN_MODE_INPUT(n) (0U << ((n) * 2))
|
|
|
|
|
#define PIN_MODE_OUTPUT(n) (1U << ((n) * 2))
|
|
|
|
|
#define PIN_MODE_ALTERNATE(n) (2U << ((n) * 2))
|
|
|
|
|
#define PIN_MODE_ANALOG(n) (3U << ((n) * 2))
|
2012-07-08 14:13:46 +00:00
|
|
|
#define PIN_ODR_LOW(n) (0U << (n))
|
|
|
|
|
#define PIN_ODR_HIGH(n) (1U << (n))
|
2011-11-02 17:36:00 +00:00
|
|
|
#define PIN_OTYPE_PUSHPULL(n) (0U << (n))
|
|
|
|
|
#define PIN_OTYPE_OPENDRAIN(n) (1U << (n))
|
|
|
|
|
#define PIN_OSPEED_2M(n) (0U << ((n) * 2))
|
|
|
|
|
#define PIN_OSPEED_25M(n) (1U << ((n) * 2))
|
|
|
|
|
#define PIN_OSPEED_50M(n) (2U << ((n) * 2))
|
|
|
|
|
#define PIN_OSPEED_100M(n) (3U << ((n) * 2))
|
|
|
|
|
#define PIN_PUDR_FLOATING(n) (0U << ((n) * 2))
|
|
|
|
|
#define PIN_PUDR_PULLUP(n) (1U << ((n) * 2))
|
|
|
|
|
#define PIN_PUDR_PULLDOWN(n) (2U << ((n) * 2))
|
2011-11-05 14:40:48 +00:00
|
|
|
#define PIN_AFIO_AF(n, v) ((v##U) << ((n % 8) * 4))
|
2011-11-02 17:36:00 +00:00
|
|
|
|
|
|
|
|
/*
|
2012-07-08 14:13:46 +00:00
|
|
|
* GPIOA setup:
|
|
|
|
|
*
|
|
|
|
|
* PA0 - BUTTON (input floating).
|
|
|
|
|
* PA1 - PIN1 (input pullup).
|
|
|
|
|
* PA2 - PIN2 (input pullup).
|
|
|
|
|
* PA3 - PIN3 (input pullup).
|
|
|
|
|
* PA4 - LRCK (alternate 6).
|
|
|
|
|
* PA5 - SPC (alternate 5).
|
|
|
|
|
* PA6 - SDO (alternate 5).
|
|
|
|
|
* PA7 - SDI (alternate 5).
|
|
|
|
|
* PA8 - PIN8 (input pullup).
|
|
|
|
|
* PA9 - VBUS_FS (input floating).
|
|
|
|
|
* PA10 - OTG_FS_ID (alternate 10).
|
|
|
|
|
* PA11 - OTG_FS_DM (alternate 10).
|
|
|
|
|
* PA12 - OTG_FS_DP (alternate 10).
|
|
|
|
|
* PA13 - SWDIO (alternate 0).
|
|
|
|
|
* PA14 - SWCLK (alternate 0).
|
|
|
|
|
* PA15 - PIN15 (input pullup).
|
2011-11-02 17:36:00 +00:00
|
|
|
*/
|
2012-07-08 14:13:46 +00:00
|
|
|
#define VAL_GPIOA_MODER (PIN_MODE_INPUT(GPIOA_BUTTON) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOA_PIN1) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOA_PIN2) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOA_PIN3) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOA_LRCK) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOA_SPC) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOA_SDO) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOA_SDI) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOA_PIN8) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOA_VBUS_FS) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOA_OTG_FS_ID) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOA_OTG_FS_DM) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOA_OTG_FS_DP) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOA_SWDIO) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOA_SWCLK) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOA_PIN15))
|
|
|
|
|
#define VAL_GPIOA_OTYPER (PIN_OTYPE_PUSHPULL(GPIOA_BUTTON) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_PIN1) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_PIN2) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_PIN3) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_LRCK) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_SPC) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_SDO) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_SDI) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_PIN8) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_VBUS_FS) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_OTG_FS_ID) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_OTG_FS_DM) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_OTG_FS_DP) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_SWDIO) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_SWCLK) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOA_PIN15))
|
|
|
|
|
#define VAL_GPIOA_OSPEEDR (PIN_OSPEED_100M(GPIOA_BUTTON) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOA_PIN1) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOA_PIN2) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOA_PIN3) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOA_LRCK) | \
|
|
|
|
|
PIN_OSPEED_50M(GPIOA_SPC) | \
|
|
|
|
|
PIN_OSPEED_50M(GPIOA_SDO) | \
|
|
|
|
|
PIN_OSPEED_50M(GPIOA_SDI) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOA_PIN8) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOA_VBUS_FS) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOA_OTG_FS_ID) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOA_OTG_FS_DM) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOA_OTG_FS_DP) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOA_SWDIO) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOA_SWCLK) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOA_PIN15))
|
|
|
|
|
#define VAL_GPIOA_PUDR (PIN_PUDR_FLOATING(GPIOA_BUTTON) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOA_PIN1) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOA_PIN2) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOA_PIN3) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOA_LRCK) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOA_SPC) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOA_SDO) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOA_SDI) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOA_PIN8) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOA_VBUS_FS) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOA_OTG_FS_ID) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOA_OTG_FS_DM) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOA_OTG_FS_DP) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOA_SWDIO) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOA_SWCLK) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOA_PIN15))
|
|
|
|
|
#define VAL_GPIOA_ODR (PIN_ODR_HIGH(GPIOA_BUTTON) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_PIN1) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_PIN2) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_PIN3) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_LRCK) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_SPC) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_SDO) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_SDI) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_PIN8) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_VBUS_FS) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_OTG_FS_ID) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_OTG_FS_DM) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_OTG_FS_DP) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_SWDIO) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_SWCLK) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOA_PIN15))
|
|
|
|
|
#define VAL_GPIOA_AFRL (PIN_AFIO_AF(GPIOA_BUTTON, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_PIN1, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_PIN2, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_PIN3, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_LRCK, 6) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_SPC, 5) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_SDO, 5) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_SDI, 5))
|
|
|
|
|
#define VAL_GPIOA_AFRH (PIN_AFIO_AF(GPIOA_PIN8, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_VBUS_FS, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_OTG_FS_ID, 10) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_OTG_FS_DM, 10) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_OTG_FS_DP, 10) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_SWDIO, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_SWCLK, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOA_PIN15, 0))
|
2011-11-02 17:36:00 +00:00
|
|
|
|
|
|
|
|
/*
|
2012-07-08 14:13:46 +00:00
|
|
|
* GPIOB setup:
|
|
|
|
|
*
|
|
|
|
|
* PB0 - PIN0 (input pullup).
|
|
|
|
|
* PB1 - PIN1 (input pullup).
|
|
|
|
|
* PB2 - PIN2 (input pullup).
|
|
|
|
|
* PB3 - SWO (alternate 0).
|
|
|
|
|
* PB4 - PIN4 (input pullup).
|
|
|
|
|
* PB5 - PIN5 (input pullup).
|
|
|
|
|
* PB6 - SCL (alternate 4).
|
|
|
|
|
* PB7 - PIN7 (input pullup).
|
|
|
|
|
* PB8 - PIN8 (input pullup).
|
|
|
|
|
* PB9 - SDA (alternate 4).
|
|
|
|
|
* PB10 - CLK_IN (input pullup).
|
|
|
|
|
* PB11 - PIN11 (input pullup).
|
|
|
|
|
* PB12 - PIN12 (input pullup).
|
|
|
|
|
* PB13 - PIN13 (input pullup).
|
|
|
|
|
* PB14 - PIN14 (input pullup).
|
|
|
|
|
* PB15 - PIN15 (input pullup).
|
2011-11-02 17:36:00 +00:00
|
|
|
*/
|
2012-07-08 14:13:46 +00:00
|
|
|
#define VAL_GPIOB_MODER (PIN_MODE_INPUT(GPIOB_PIN0) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOB_PIN1) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOB_PIN2) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOB_SWO) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOB_PIN4) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOB_PIN5) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOB_SCL) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOB_PIN7) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOB_PIN8) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOB_SDA) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOB_CLK_IN) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOB_PIN11) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOB_PIN12) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOB_PIN13) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOB_PIN14) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOB_PIN15))
|
|
|
|
|
#define VAL_GPIOB_OTYPER (PIN_OTYPE_PUSHPULL(GPIOB_PIN0) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN1) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN2) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOB_SWO) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN4) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN5) | \
|
|
|
|
|
PIN_OTYPE_OPENDRAIN(GPIOB_SCL) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN7) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN8) | \
|
|
|
|
|
PIN_OTYPE_OPENDRAIN(GPIOB_SDA) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOB_CLK_IN) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN11) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN12) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN13) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN14) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOB_PIN15))
|
|
|
|
|
#define VAL_GPIOB_OSPEEDR (PIN_OSPEED_100M(GPIOB_PIN0) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_PIN1) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_PIN2) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_SWO) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_PIN4) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_PIN5) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_SCL) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_PIN7) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_PIN8) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_SDA) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_CLK_IN) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_PIN11) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_PIN12) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_PIN13) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_PIN14) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOB_PIN15))
|
|
|
|
|
#define VAL_GPIOB_PUDR (PIN_PUDR_PULLUP(GPIOB_PIN0) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOB_PIN1) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOB_PIN2) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOB_SWO) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOB_PIN4) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOB_PIN5) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOB_SCL) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOB_PIN7) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOB_PIN8) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOB_SDA) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOB_CLK_IN) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOB_PIN11) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOB_PIN12) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOB_PIN13) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOB_PIN14) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOB_PIN15))
|
|
|
|
|
#define VAL_GPIOB_ODR (PIN_ODR_HIGH(GPIOB_PIN0) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_PIN1) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_PIN2) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_SWO) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_PIN4) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_PIN5) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_SCL) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_PIN7) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_PIN8) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_SDA) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_CLK_IN) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_PIN11) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_PIN12) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_PIN13) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_PIN14) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOB_PIN15))
|
|
|
|
|
#define VAL_GPIOB_AFRL (PIN_AFIO_AF(GPIOB_PIN0, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_PIN1, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_PIN2, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_SWO, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_PIN4, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_PIN5, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_SCL, 4) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_PIN7, 0))
|
|
|
|
|
#define VAL_GPIOB_AFRH (PIN_AFIO_AF(GPIOB_PIN8, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_SDA, 4) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_CLK_IN, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_PIN11, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_PIN12, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_PIN13, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_PIN14, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOB_PIN15, 0))
|
2011-11-02 17:36:00 +00:00
|
|
|
|
|
|
|
|
/*
|
2012-07-08 14:13:46 +00:00
|
|
|
* GPIOC setup:
|
|
|
|
|
*
|
|
|
|
|
* PC0 - OTG_FS_POWER_ON (output pushpull maximum).
|
|
|
|
|
* PC1 - PIN1 (input pullup).
|
|
|
|
|
* PC2 - PIN2 (input pullup).
|
|
|
|
|
* PC3 - PDM_OUT (input pullup).
|
|
|
|
|
* PC4 - PIN4 (input pullup).
|
|
|
|
|
* PC5 - PIN5 (input pullup).
|
|
|
|
|
* PC6 - PIN6 (input pullup).
|
|
|
|
|
* PC7 - MCLK (alternate 6).
|
|
|
|
|
* PC8 - PIN8 (input pullup).
|
|
|
|
|
* PC9 - PIN9 (input pullup).
|
|
|
|
|
* PC10 - SCLK (alternate 6).
|
|
|
|
|
* PC11 - PIN11 (input pullup).
|
|
|
|
|
* PC12 - SDIN (alternate 6).
|
|
|
|
|
* PC13 - PIN13 (input pullup).
|
|
|
|
|
* PC14 - PIN14 (input pullup).
|
|
|
|
|
* PC15 - PIN15 (input pullup).
|
2011-11-02 17:36:00 +00:00
|
|
|
*/
|
2012-07-08 14:13:46 +00:00
|
|
|
#define VAL_GPIOC_MODER (PIN_MODE_OUTPUT(GPIOC_OTG_FS_POWER_ON) |\
|
|
|
|
|
PIN_MODE_INPUT(GPIOC_PIN1) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOC_PIN2) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOC_PDM_OUT) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOC_PIN4) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOC_PIN5) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOC_PIN6) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOC_MCLK) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOC_PIN8) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOC_PIN9) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOC_SCLK) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOC_PIN11) | \
|
|
|
|
|
PIN_MODE_ALTERNATE(GPIOC_SDIN) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOC_PIN13) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOC_PIN14) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOC_PIN15))
|
|
|
|
|
#define VAL_GPIOC_OTYPER (PIN_OTYPE_PUSHPULL(GPIOC_OTG_FS_POWER_ON) |\
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN1) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN2) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PDM_OUT) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN4) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN5) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN6) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_MCLK) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN8) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN9) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_SCLK) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN11) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_SDIN) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN13) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN14) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOC_PIN15))
|
|
|
|
|
#define VAL_GPIOC_OSPEEDR (PIN_OSPEED_100M(GPIOC_OTG_FS_POWER_ON) |\
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_PIN1) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_PIN2) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_PDM_OUT) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_PIN4) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_PIN5) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_PIN6) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_MCLK) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_PIN8) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_PIN9) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_SCLK) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_PIN11) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_SDIN) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_PIN13) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_PIN14) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOC_PIN15))
|
|
|
|
|
#define VAL_GPIOC_PUDR (PIN_PUDR_FLOATING(GPIOC_OTG_FS_POWER_ON) |\
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOC_PIN1) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOC_PIN2) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOC_PDM_OUT) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOC_PIN4) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOC_PIN5) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOC_PIN6) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOC_MCLK) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOC_PIN8) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOC_PIN9) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOC_SCLK) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOC_PIN11) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOC_SDIN) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOC_PIN13) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOC_PIN14) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOC_PIN15))
|
|
|
|
|
#define VAL_GPIOC_ODR (PIN_ODR_HIGH(GPIOC_OTG_FS_POWER_ON) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_PIN1) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_PIN2) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_PDM_OUT) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_PIN4) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_PIN5) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_PIN6) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_MCLK) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_PIN8) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_PIN9) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_SCLK) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_PIN11) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_SDIN) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_PIN13) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_PIN14) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOC_PIN15))
|
|
|
|
|
#define VAL_GPIOC_AFRL (PIN_AFIO_AF(GPIOC_OTG_FS_POWER_ON, 0) |\
|
|
|
|
|
PIN_AFIO_AF(GPIOC_PIN1, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOC_PIN2, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOC_PDM_OUT, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOC_PIN4, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOC_PIN5, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOC_PIN6, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOC_MCLK, 6))
|
|
|
|
|
#define VAL_GPIOC_AFRH (PIN_AFIO_AF(GPIOC_PIN8, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOC_PIN9, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOC_SCLK, 6) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOC_PIN11, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOC_SDIN, 6) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOC_PIN13, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOC_PIN14, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOC_PIN15, 0))
|
2011-11-02 17:36:00 +00:00
|
|
|
|
|
|
|
|
/*
|
2012-07-08 14:13:46 +00:00
|
|
|
* GPIOD setup:
|
|
|
|
|
*
|
|
|
|
|
* PD0 - PIN0 (input pullup).
|
|
|
|
|
* PD1 - PIN1 (input pullup).
|
|
|
|
|
* PD2 - PIN2 (input pullup).
|
|
|
|
|
* PD3 - PIN3 (input pullup).
|
|
|
|
|
* PD4 - RESET (output pushpull maximum).
|
|
|
|
|
* PD5 - OVER_CURRENT (input floating).
|
|
|
|
|
* PD6 - PIN6 (input pullup).
|
|
|
|
|
* PD7 - PIN7 (input pullup).
|
|
|
|
|
* PD8 - PIN8 (input pullup).
|
|
|
|
|
* PD9 - PIN9 (input pullup).
|
|
|
|
|
* PD10 - PIN10 (input pullup).
|
|
|
|
|
* PD11 - PIN11 (input floating).
|
|
|
|
|
* PD12 - LED4 (output pushpull maximum).
|
|
|
|
|
* PD13 - LED3 (output pushpull maximum).
|
|
|
|
|
* PD14 - LED5 (output pushpull maximum).
|
|
|
|
|
* PD15 - LED6 (output pushpull maximum).
|
2011-11-02 17:36:00 +00:00
|
|
|
*/
|
2012-07-08 14:13:46 +00:00
|
|
|
#define VAL_GPIOD_MODER (PIN_MODE_INPUT(GPIOD_PIN0) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOD_PIN1) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOD_PIN2) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOD_PIN3) | \
|
|
|
|
|
PIN_MODE_OUTPUT(GPIOD_RESET) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOD_OVER_CURRENT) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOD_PIN6) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOD_PIN7) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOD_PIN8) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOD_PIN9) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOD_PIN10) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOD_PIN11) | \
|
|
|
|
|
PIN_MODE_OUTPUT(GPIOD_LED4) | \
|
|
|
|
|
PIN_MODE_OUTPUT(GPIOD_LED3) | \
|
|
|
|
|
PIN_MODE_OUTPUT(GPIOD_LED5) | \
|
|
|
|
|
PIN_MODE_OUTPUT(GPIOD_LED6))
|
|
|
|
|
#define VAL_GPIOD_OTYPER (PIN_OTYPE_PUSHPULL(GPIOD_PIN0) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN1) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN2) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN3) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_RESET) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_OVER_CURRENT) |\
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN6) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN7) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN8) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN9) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN10) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_PIN11) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_LED4) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_LED3) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_LED5) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOD_LED6))
|
|
|
|
|
#define VAL_GPIOD_OSPEEDR (PIN_OSPEED_100M(GPIOD_PIN0) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_PIN1) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_PIN2) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_PIN3) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_RESET) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_OVER_CURRENT) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_PIN6) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_PIN7) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_PIN8) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_PIN9) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_PIN10) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_PIN11) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_LED4) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_LED3) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_LED5) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOD_LED6))
|
|
|
|
|
#define VAL_GPIOD_PUDR (PIN_PUDR_PULLUP(GPIOD_PIN0) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOD_PIN1) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOD_PIN2) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOD_PIN3) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOD_RESET) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOD_OVER_CURRENT) |\
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOD_PIN6) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOD_PIN7) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOD_PIN8) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOD_PIN9) | \
|
|
|
|
|
PIN_PUDR_PULLUP(GPIOD_PIN10) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOD_PIN11) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOD_LED4) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOD_LED3) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOD_LED5) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOD_LED6))
|
|
|
|
|
#define VAL_GPIOD_ODR (PIN_ODR_HIGH(GPIOD_PIN0) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_PIN1) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_PIN2) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_PIN3) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_RESET) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_OVER_CURRENT) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_PIN6) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_PIN7) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_PIN8) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_PIN9) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_PIN10) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_PIN11) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_LED4) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_LED3) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_LED5) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOD_LED6))
|
|
|
|
|
#define VAL_GPIOD_AFRL (PIN_AFIO_AF(GPIOD_PIN0, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_PIN1, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_PIN2, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_PIN3, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_RESET, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_OVER_CURRENT, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_PIN6, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_PIN7, 0))
|
|
|
|
|
#define VAL_GPIOD_AFRH (PIN_AFIO_AF(GPIOD_PIN8, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_PIN9, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_PIN10, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_PIN11, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_LED4, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_LED3, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_LED5, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOD_LED6, 0))
|
2011-11-02 17:36:00 +00:00
|
|
|
|
|
|
|
|
/*
|
2012-07-08 14:13:46 +00:00
|
|
|
* GPIOE setup:
|
|
|
|
|
*
|
|
|
|
|
* PE0 - INT1 (input floating).
|
|
|
|
|
* PE1 - INT2 (input floating).
|
|
|
|
|
* PE2 - PIN2 (input floating).
|
|
|
|
|
* PE3 - CS_SPI (output pushpull maximum).
|
|
|
|
|
* PE4 - PIN4 (input floating).
|
|
|
|
|
* PE5 - PIN5 (input floating).
|
|
|
|
|
* PE6 - PIN6 (input floating).
|
|
|
|
|
* PE7 - PIN7 (input floating).
|
|
|
|
|
* PE8 - PIN8 (input floating).
|
|
|
|
|
* PE9 - PIN9 (input floating).
|
|
|
|
|
* PE10 - PIN10 (input floating).
|
|
|
|
|
* PE11 - PIN11 (input floating).
|
|
|
|
|
* PE12 - PIN12 (input floating).
|
|
|
|
|
* PE13 - PIN13 (input floating).
|
|
|
|
|
* PE14 - PIN14 (input floating).
|
|
|
|
|
* PE15 - PIN15 (input floating).
|
2011-11-02 17:36:00 +00:00
|
|
|
*/
|
2012-07-08 14:13:46 +00:00
|
|
|
#define VAL_GPIOE_MODER (PIN_MODE_INPUT(GPIOE_INT1) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_INT2) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_PIN2) | \
|
|
|
|
|
PIN_MODE_OUTPUT(GPIOE_CS_SPI) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_PIN4) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_PIN5) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_PIN6) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_PIN7) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_PIN8) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_PIN9) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_PIN10) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_PIN11) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_PIN12) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_PIN13) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_PIN14) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOE_PIN15))
|
|
|
|
|
#define VAL_GPIOE_OTYPER (PIN_OTYPE_PUSHPULL(GPIOE_INT1) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_INT2) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN2) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_CS_SPI) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN4) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN5) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN6) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN7) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN8) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN9) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN10) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN11) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN12) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN13) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN14) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOE_PIN15))
|
|
|
|
|
#define VAL_GPIOE_OSPEEDR (PIN_OSPEED_100M(GPIOE_INT1) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_INT2) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_PIN2) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_CS_SPI) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_PIN4) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_PIN5) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_PIN6) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_PIN7) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_PIN8) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_PIN9) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_PIN10) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_PIN11) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_PIN12) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_PIN13) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_PIN14) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOE_PIN15))
|
|
|
|
|
#define VAL_GPIOE_PUDR (PIN_PUDR_FLOATING(GPIOE_INT1) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_INT2) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_PIN2) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_CS_SPI) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_PIN4) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_PIN5) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_PIN6) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_PIN7) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_PIN8) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_PIN9) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_PIN10) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_PIN11) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_PIN12) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_PIN13) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_PIN14) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOE_PIN15))
|
|
|
|
|
#define VAL_GPIOE_ODR (PIN_ODR_HIGH(GPIOE_INT1) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_INT2) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_PIN2) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_CS_SPI) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_PIN4) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_PIN5) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_PIN6) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_PIN7) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_PIN8) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_PIN9) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_PIN10) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_PIN11) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_PIN12) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_PIN13) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_PIN14) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOE_PIN15))
|
|
|
|
|
#define VAL_GPIOE_AFRL (PIN_AFIO_AF(GPIOE_INT1, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_INT2, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_PIN2, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_CS_SPI, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_PIN4, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_PIN5, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_PIN6, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_PIN7, 0))
|
|
|
|
|
#define VAL_GPIOE_AFRH (PIN_AFIO_AF(GPIOE_PIN8, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_PIN9, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_PIN10, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_PIN11, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_PIN12, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_PIN13, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_PIN14, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOE_PIN15, 0))
|
2011-11-02 17:36:00 +00:00
|
|
|
|
|
|
|
|
/*
|
2012-07-08 14:13:46 +00:00
|
|
|
* GPIOF setup:
|
|
|
|
|
*
|
|
|
|
|
* PF0 - PIN0 (input floating).
|
|
|
|
|
* PF1 - PIN1 (input floating).
|
|
|
|
|
* PF2 - PIN2 (input floating).
|
|
|
|
|
* PF3 - PIN3 (input floating).
|
|
|
|
|
* PF4 - PIN4 (input floating).
|
|
|
|
|
* PF5 - PIN5 (input floating).
|
|
|
|
|
* PF6 - PIN6 (input floating).
|
|
|
|
|
* PF7 - PIN7 (input floating).
|
|
|
|
|
* PF8 - PIN8 (input floating).
|
|
|
|
|
* PF9 - PIN9 (input floating).
|
|
|
|
|
* PF10 - PIN10 (input floating).
|
|
|
|
|
* PF11 - PIN11 (input floating).
|
|
|
|
|
* PF12 - PIN12 (input floating).
|
|
|
|
|
* PF13 - PIN13 (input floating).
|
|
|
|
|
* PF14 - PIN14 (input floating).
|
|
|
|
|
* PF15 - PIN15 (input floating).
|
2011-11-02 17:36:00 +00:00
|
|
|
*/
|
2012-07-08 14:13:46 +00:00
|
|
|
#define VAL_GPIOF_MODER (PIN_MODE_INPUT(GPIOF_PIN0) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN1) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN2) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN3) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN4) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN5) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN6) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN7) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN8) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN9) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN10) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN11) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN12) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN13) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN14) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOF_PIN15))
|
|
|
|
|
#define VAL_GPIOF_OTYPER (PIN_OTYPE_PUSHPULL(GPIOF_PIN0) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN1) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN2) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN3) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN4) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN5) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN6) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN7) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN8) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN9) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN10) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN11) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN12) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN13) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN14) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOF_PIN15))
|
|
|
|
|
#define VAL_GPIOF_OSPEEDR (PIN_OSPEED_100M(GPIOF_PIN0) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN1) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN2) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN3) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN4) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN5) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN6) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN7) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN8) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN9) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN10) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN11) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN12) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN13) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN14) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOF_PIN15))
|
|
|
|
|
#define VAL_GPIOF_PUDR (PIN_PUDR_FLOATING(GPIOF_PIN0) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN1) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN2) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN3) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN4) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN5) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN6) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN7) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN8) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN9) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN10) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN11) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN12) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN13) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN14) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOF_PIN15))
|
|
|
|
|
#define VAL_GPIOF_ODR (PIN_ODR_HIGH(GPIOF_PIN0) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN1) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN2) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN3) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN4) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN5) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN6) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN7) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN8) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN9) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN10) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN11) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN12) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN13) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN14) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOF_PIN15))
|
|
|
|
|
#define VAL_GPIOF_AFRL (PIN_AFIO_AF(GPIOF_PIN0, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN1, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN2, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN3, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN4, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN5, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN6, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN7, 0))
|
|
|
|
|
#define VAL_GPIOF_AFRH (PIN_AFIO_AF(GPIOF_PIN8, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN9, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN10, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN11, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN12, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN13, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN14, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOF_PIN15, 0))
|
2011-11-02 17:36:00 +00:00
|
|
|
|
|
|
|
|
/*
|
2012-07-08 14:13:46 +00:00
|
|
|
* GPIOG setup:
|
|
|
|
|
*
|
|
|
|
|
* PG0 - PIN0 (input floating).
|
|
|
|
|
* PG1 - PIN1 (input floating).
|
|
|
|
|
* PG2 - PIN2 (input floating).
|
|
|
|
|
* PG3 - PIN3 (input floating).
|
|
|
|
|
* PG4 - PIN4 (input floating).
|
|
|
|
|
* PG5 - PIN5 (input floating).
|
|
|
|
|
* PG6 - PIN6 (input floating).
|
|
|
|
|
* PG7 - PIN7 (input floating).
|
|
|
|
|
* PG8 - PIN8 (input floating).
|
|
|
|
|
* PG9 - PIN9 (input floating).
|
|
|
|
|
* PG10 - PIN10 (input floating).
|
|
|
|
|
* PG11 - PIN11 (input floating).
|
|
|
|
|
* PG12 - PIN12 (input floating).
|
|
|
|
|
* PG13 - PIN13 (input floating).
|
|
|
|
|
* PG14 - PIN14 (input floating).
|
|
|
|
|
* PG15 - PIN15 (input floating).
|
2011-11-02 17:36:00 +00:00
|
|
|
*/
|
2012-07-08 14:13:46 +00:00
|
|
|
#define VAL_GPIOG_MODER (PIN_MODE_INPUT(GPIOG_PIN0) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN1) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN2) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN3) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN4) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN5) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN6) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN7) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN8) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN9) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN10) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN11) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN12) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN13) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN14) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOG_PIN15))
|
|
|
|
|
#define VAL_GPIOG_OTYPER (PIN_OTYPE_PUSHPULL(GPIOG_PIN0) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN1) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN2) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN3) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN4) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN5) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN6) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN7) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN8) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN9) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN10) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN11) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN12) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN13) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN14) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOG_PIN15))
|
|
|
|
|
#define VAL_GPIOG_OSPEEDR (PIN_OSPEED_100M(GPIOG_PIN0) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN1) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN2) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN3) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN4) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN5) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN6) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN7) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN8) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN9) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN10) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN11) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN12) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN13) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN14) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOG_PIN15))
|
|
|
|
|
#define VAL_GPIOG_PUDR (PIN_PUDR_FLOATING(GPIOG_PIN0) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN1) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN2) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN3) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN4) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN5) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN6) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN7) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN8) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN9) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN10) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN11) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN12) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN13) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN14) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOG_PIN15))
|
|
|
|
|
#define VAL_GPIOG_ODR (PIN_ODR_HIGH(GPIOG_PIN0) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN1) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN2) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN3) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN4) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN5) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN6) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN7) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN8) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN9) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN10) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN11) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN12) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN13) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN14) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOG_PIN15))
|
|
|
|
|
#define VAL_GPIOG_AFRL (PIN_AFIO_AF(GPIOG_PIN0, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN1, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN2, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN3, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN4, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN5, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN6, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN7, 0))
|
|
|
|
|
#define VAL_GPIOG_AFRH (PIN_AFIO_AF(GPIOG_PIN8, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN9, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN10, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN11, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN12, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN13, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN14, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOG_PIN15, 0))
|
2011-11-02 17:36:00 +00:00
|
|
|
|
|
|
|
|
/*
|
2012-07-08 14:13:46 +00:00
|
|
|
* GPIOH setup:
|
|
|
|
|
*
|
|
|
|
|
* PH0 - OSC_IN (input floating).
|
|
|
|
|
* PH1 - OSC_OUT (input floating).
|
|
|
|
|
* PH2 - PIN2 (input floating).
|
|
|
|
|
* PH3 - PIN3 (input floating).
|
|
|
|
|
* PH4 - PIN4 (input floating).
|
|
|
|
|
* PH5 - PIN5 (input floating).
|
|
|
|
|
* PH6 - PIN6 (input floating).
|
|
|
|
|
* PH7 - PIN7 (input floating).
|
|
|
|
|
* PH8 - PIN8 (input floating).
|
|
|
|
|
* PH9 - PIN9 (input floating).
|
|
|
|
|
* PH10 - PIN10 (input floating).
|
|
|
|
|
* PH11 - PIN11 (input floating).
|
|
|
|
|
* PH12 - PIN12 (input floating).
|
|
|
|
|
* PH13 - PIN13 (input floating).
|
|
|
|
|
* PH14 - PIN14 (input floating).
|
|
|
|
|
* PH15 - PIN15 (input floating).
|
2011-11-02 17:36:00 +00:00
|
|
|
*/
|
2012-07-08 14:13:46 +00:00
|
|
|
#define VAL_GPIOH_MODER (PIN_MODE_INPUT(GPIOH_OSC_IN) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_OSC_OUT) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN2) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN3) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN4) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN5) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN6) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN7) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN8) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN9) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN10) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN11) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN12) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN13) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN14) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOH_PIN15))
|
|
|
|
|
#define VAL_GPIOH_OTYPER (PIN_OTYPE_PUSHPULL(GPIOH_OSC_IN) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_OSC_OUT) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN2) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN3) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN4) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN5) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN6) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN7) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN8) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN9) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN10) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN11) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN12) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN13) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN14) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOH_PIN15))
|
|
|
|
|
#define VAL_GPIOH_OSPEEDR (PIN_OSPEED_100M(GPIOH_OSC_IN) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_OSC_OUT) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN2) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN3) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN4) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN5) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN6) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN7) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN8) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN9) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN10) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN11) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN12) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN13) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN14) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOH_PIN15))
|
|
|
|
|
#define VAL_GPIOH_PUDR (PIN_PUDR_FLOATING(GPIOH_OSC_IN) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_OSC_OUT) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN2) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN3) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN4) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN5) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN6) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN7) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN8) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN9) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN10) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN11) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN12) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN13) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN14) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOH_PIN15))
|
|
|
|
|
#define VAL_GPIOH_ODR (PIN_ODR_HIGH(GPIOH_OSC_IN) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_OSC_OUT) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN2) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN3) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN4) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN5) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN6) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN7) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN8) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN9) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN10) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN11) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN12) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN13) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN14) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOH_PIN15))
|
|
|
|
|
#define VAL_GPIOH_AFRL (PIN_AFIO_AF(GPIOH_OSC_IN, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_OSC_OUT, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_PIN2, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_PIN3, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_PIN4, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_PIN5, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_PIN6, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_PIN7, 0))
|
|
|
|
|
#define VAL_GPIOH_AFRH (PIN_AFIO_AF(GPIOH_PIN8, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_PIN9, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_PIN10, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_PIN11, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_PIN12, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_PIN13, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_PIN14, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOH_PIN15, 0))
|
2011-11-02 17:36:00 +00:00
|
|
|
|
|
|
|
|
/*
|
2012-07-08 14:13:46 +00:00
|
|
|
* GPIOI setup:
|
|
|
|
|
*
|
|
|
|
|
* PI0 - PIN0 (input floating).
|
|
|
|
|
* PI1 - PIN1 (input floating).
|
|
|
|
|
* PI2 - PIN2 (input floating).
|
|
|
|
|
* PI3 - PIN3 (input floating).
|
|
|
|
|
* PI4 - PIN4 (input floating).
|
|
|
|
|
* PI5 - PIN5 (input floating).
|
|
|
|
|
* PI6 - PIN6 (input floating).
|
|
|
|
|
* PI7 - PIN7 (input floating).
|
|
|
|
|
* PI8 - PIN8 (input floating).
|
|
|
|
|
* PI9 - PIN9 (input floating).
|
|
|
|
|
* PI10 - PIN10 (input floating).
|
|
|
|
|
* PI11 - PIN11 (input floating).
|
|
|
|
|
* PI12 - PIN12 (input floating).
|
|
|
|
|
* PI13 - PIN13 (input floating).
|
|
|
|
|
* PI14 - PIN14 (input floating).
|
|
|
|
|
* PI15 - PIN15 (input floating).
|
2011-11-02 17:36:00 +00:00
|
|
|
*/
|
2012-07-08 14:13:46 +00:00
|
|
|
#define VAL_GPIOI_MODER (PIN_MODE_INPUT(GPIOI_PIN0) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN1) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN2) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN3) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN4) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN5) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN6) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN7) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN8) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN9) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN10) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN11) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN12) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN13) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN14) | \
|
|
|
|
|
PIN_MODE_INPUT(GPIOI_PIN15))
|
|
|
|
|
#define VAL_GPIOI_OTYPER (PIN_OTYPE_PUSHPULL(GPIOI_PIN0) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN1) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN2) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN3) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN4) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN5) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN6) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN7) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN8) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN9) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN10) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN11) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN12) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN13) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN14) | \
|
|
|
|
|
PIN_OTYPE_PUSHPULL(GPIOI_PIN15))
|
|
|
|
|
#define VAL_GPIOI_OSPEEDR (PIN_OSPEED_100M(GPIOI_PIN0) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN1) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN2) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN3) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN4) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN5) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN6) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN7) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN8) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN9) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN10) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN11) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN12) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN13) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN14) | \
|
|
|
|
|
PIN_OSPEED_100M(GPIOI_PIN15))
|
|
|
|
|
#define VAL_GPIOI_PUDR (PIN_PUDR_FLOATING(GPIOI_PIN0) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN1) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN2) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN3) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN4) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN5) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN6) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN7) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN8) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN9) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN10) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN11) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN12) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN13) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN14) | \
|
|
|
|
|
PIN_PUDR_FLOATING(GPIOI_PIN15))
|
|
|
|
|
#define VAL_GPIOI_ODR (PIN_ODR_HIGH(GPIOI_PIN0) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN1) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN2) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN3) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN4) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN5) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN6) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN7) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN8) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN9) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN10) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN11) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN12) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN13) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN14) | \
|
|
|
|
|
PIN_ODR_HIGH(GPIOI_PIN15))
|
|
|
|
|
#define VAL_GPIOI_AFRL (PIN_AFIO_AF(GPIOI_PIN0, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN1, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN2, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN3, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN4, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN5, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN6, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN7, 0))
|
|
|
|
|
#define VAL_GPIOI_AFRH (PIN_AFIO_AF(GPIOI_PIN8, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN9, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN10, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN11, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN12, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN13, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN14, 0) | \
|
|
|
|
|
PIN_AFIO_AF(GPIOI_PIN15, 0))
|
|
|
|
|
|
2011-11-02 17:36:00 +00:00
|
|
|
|
|
|
|
|
#if !defined(_FROM_ASM_)
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
|
extern "C" {
|
|
|
|
|
#endif
|
|
|
|
|
void boardInit(void);
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
#endif /* _FROM_ASM_ */
|
|
|
|
|
|
|
|
|
|
#endif /* _BOARD_H_ */
|
