2010-05-13 14:02:17 +00:00
|
|
|
/*
|
2011-03-18 18:38:08 +00:00
|
|
|
ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010,
|
2013-02-02 10:58:09 +00:00
|
|
|
2011,2012,2013 Giovanni Di Sirio.
|
2010-05-13 14:02:17 +00:00
|
|
|
|
|
|
|
This file is part of ChibiOS/RT.
|
|
|
|
|
|
|
|
ChibiOS/RT is free software; you can redistribute it and/or modify
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
ChibiOS/RT is distributed in the hope that it will be useful,
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _BOARD_H_
|
|
|
|
#define _BOARD_H_
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Setup for the STMicroelectronics STM3210C-EVAL evaluation board.
|
|
|
|
*/
|
|
|
|
|
2012-09-07 13:16:33 +00:00
|
|
|
#define GPIOD_LED1 7
|
|
|
|
#define GPIOD_LED2 13
|
|
|
|
#define GPIOD_LED3 3
|
|
|
|
#define GPIOD_LED4 4
|
|
|
|
|
2010-05-13 14:02:17 +00:00
|
|
|
/*
|
|
|
|
* Board identifier.
|
|
|
|
*/
|
|
|
|
#define BOARD_ST_STM3210C_EVAL
|
2010-11-16 18:39:47 +00:00
|
|
|
#define BOARD_NAME "ST STM3210C-EVAL"
|
2010-05-13 14:02:17 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Board frequencies.
|
|
|
|
*/
|
|
|
|
#define STM32_LSECLK 32768
|
|
|
|
#define STM32_HSECLK 25000000
|
|
|
|
|
|
|
|
/*
|
2010-11-14 13:29:09 +00:00
|
|
|
* MCU type, supported types are defined in ./os/hal/platforms/hal_lld.h.
|
2010-05-13 14:02:17 +00:00
|
|
|
*/
|
2010-11-16 18:39:47 +00:00
|
|
|
#define STM32F10X_CL
|
2010-05-13 14:02:17 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* IO pins assignments.
|
|
|
|
* *********************TO BE COMPLETED*********************
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* I/O ports initial setup, this configuration is established soon after reset
|
|
|
|
* in the initialization code.
|
|
|
|
*
|
|
|
|
* The digits have the following meaning:
|
|
|
|
* 0 - Analog input.
|
|
|
|
* 1 - Push Pull output 10MHz.
|
|
|
|
* 2 - Push Pull output 2MHz.
|
|
|
|
* 3 - Push Pull output 50MHz.
|
|
|
|
* 4 - Digital input.
|
|
|
|
* 5 - Open Drain output 10MHz.
|
|
|
|
* 6 - Open Drain output 2MHz.
|
|
|
|
* 7 - Open Drain output 50MHz.
|
|
|
|
* 8 - Digital input with PullUp or PullDown resistor depending on ODR.
|
|
|
|
* 9 - Alternate Push Pull output 10MHz.
|
|
|
|
* A - Alternate Push Pull output 2MHz.
|
|
|
|
* B - Alternate Push Pull output 50MHz.
|
|
|
|
* C - Reserved.
|
|
|
|
* D - Alternate Open Drain output 10MHz.
|
|
|
|
* E - Alternate Open Drain output 2MHz.
|
|
|
|
* F - Alternate Open Drain output 50MHz.
|
|
|
|
* Please refer to the STM32 Reference Manual for details.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Port A setup.
|
2010-05-14 06:43:02 +00:00
|
|
|
* Everything input except:
|
2010-05-13 14:02:17 +00:00
|
|
|
*/
|
2010-05-14 06:43:02 +00:00
|
|
|
#define VAL_GPIOACRL 0x44444444 /* PA7...PA0 */
|
|
|
|
#define VAL_GPIOACRH 0x44444444 /* PA15...PA8 */
|
2010-05-13 14:02:17 +00:00
|
|
|
#define VAL_GPIOAODR 0xFFFFFFFF
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Port B setup.
|
2010-05-14 06:43:02 +00:00
|
|
|
* Everything input except:
|
2010-05-13 14:02:17 +00:00
|
|
|
*/
|
2010-05-14 06:43:02 +00:00
|
|
|
#define VAL_GPIOBCRL 0x44444444 /* PB7...PB0 */
|
|
|
|
#define VAL_GPIOBCRH 0x44444444 /* PB15...PB8 */
|
2010-05-13 14:02:17 +00:00
|
|
|
#define VAL_GPIOBODR 0xFFFFFFFF
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Port C setup.
|
2010-05-14 06:43:02 +00:00
|
|
|
* Everything input except:
|
2010-05-13 14:02:17 +00:00
|
|
|
*/
|
2010-05-14 06:43:02 +00:00
|
|
|
#define VAL_GPIOCCRL 0x44444444 /* PC7...PC0 */
|
|
|
|
#define VAL_GPIOCCRH 0x44444444 /* PC15...PC8 */
|
2010-05-13 14:02:17 +00:00
|
|
|
#define VAL_GPIOCODR 0xFFFFFFFF
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Port D setup.
|
2010-05-14 06:43:02 +00:00
|
|
|
* Everything input except:
|
|
|
|
* PD5 - USART2TX (remapped) AF PP Output
|
|
|
|
* PD6 - USART2RX (remapped) Digital Input
|
|
|
|
* PD7 - LED (LD1) PP Output
|
2010-05-13 14:02:17 +00:00
|
|
|
*/
|
2012-09-07 13:16:33 +00:00
|
|
|
#define VAL_GPIODCRL 0x34B33444 /* PD7...PD0 */
|
|
|
|
#define VAL_GPIODCRH 0x44344444 /* PD15...PD8 */
|
|
|
|
#define VAL_GPIODODR 0x0000DF67
|
2010-05-13 14:02:17 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Port E setup.
|
2010-05-14 06:43:02 +00:00
|
|
|
* Everything input except:
|
2010-05-13 14:02:17 +00:00
|
|
|
*/
|
2010-05-14 06:43:02 +00:00
|
|
|
#define VAL_GPIOECRL 0x44444444 /* PE7...PE0 */
|
2012-09-07 13:16:33 +00:00
|
|
|
#define VAL_GPIOECRH 0x44344444 /* PE15...PE8 */
|
2010-05-13 14:02:17 +00:00
|
|
|
#define VAL_GPIOEODR 0xFFFFFFFF
|
|
|
|
|
2010-12-19 09:13:54 +00:00
|
|
|
#if !defined(_FROM_ASM_)
|
|
|
|
#ifdef __cplusplus
|
|
|
|
extern "C" {
|
|
|
|
#endif
|
|
|
|
void boardInit(void);
|
|
|
|
#ifdef __cplusplus
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
#endif /* _FROM_ASM_ */
|
|
|
|
|
2010-05-13 14:02:17 +00:00
|
|
|
#endif /* _BOARD_H_ */
|