2011-08-31 15:31:32 +00:00
|
|
|
/*
|
|
|
|
ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010,
|
|
|
|
2011 Giovanni Di Sirio.
|
|
|
|
|
|
|
|
This file is part of ChibiOS/RT.
|
|
|
|
|
|
|
|
ChibiOS/RT is free software; you can redistribute it and/or modify
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
ChibiOS/RT is distributed in the hope that it will be useful,
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
2011-08-30 22:52:11 +00:00
|
|
|
/**
|
2011-09-25 10:56:39 +00:00
|
|
|
* @file STM32/RTCv1/rtc_lld.c
|
2011-08-30 22:52:11 +00:00
|
|
|
* @brief STM32 RTC subsystem low level driver header.
|
|
|
|
*
|
|
|
|
* @addtogroup RTC
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "ch.h"
|
|
|
|
#include "hal.h"
|
|
|
|
|
|
|
|
#if HAL_USE_RTC || defined(__DOXYGEN__)
|
|
|
|
|
|
|
|
/*===========================================================================*/
|
|
|
|
/* Driver exported variables. */
|
|
|
|
/*===========================================================================*/
|
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
/**
|
|
|
|
* @brief RTC driver identifier.
|
|
|
|
*/
|
|
|
|
RTCDriver RTCD1;
|
2011-08-30 22:52:11 +00:00
|
|
|
|
|
|
|
/*===========================================================================*/
|
|
|
|
/* Driver local variables. */
|
|
|
|
/*===========================================================================*/
|
|
|
|
|
|
|
|
/*===========================================================================*/
|
|
|
|
/* Driver local functions. */
|
|
|
|
/*===========================================================================*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief Shared IRQ handler.
|
|
|
|
*
|
|
|
|
* @param[in] rtcp pointer to a @p RTCDriver object
|
2011-09-02 13:27:37 +00:00
|
|
|
*
|
|
|
|
* @notapi
|
2011-08-30 22:52:11 +00:00
|
|
|
*/
|
2011-10-01 08:04:14 +00:00
|
|
|
static void rtc_lld_serve_interrupt(RTCDriver *rtcp) {
|
2011-08-30 22:52:11 +00:00
|
|
|
|
|
|
|
chSysLockFromIsr();
|
2011-08-31 14:44:52 +00:00
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
if ((RTC->CRH & RTC_CRH_SECIE) && (RTC->CRL & RTC_CRL_SECF)) {
|
2011-12-12 13:13:07 +00:00
|
|
|
RTC->CRL &= ~RTC_CRL_SECF;
|
2011-10-01 08:04:14 +00:00
|
|
|
rtcp->rtc_cb(rtcp, RTC_EVENT_SECOND);
|
2011-08-30 22:52:11 +00:00
|
|
|
}
|
2011-10-01 08:04:14 +00:00
|
|
|
if ((RTC->CRH & RTC_CRH_ALRIE) && (RTC->CRL & RTC_CRL_ALRF)) {
|
2011-12-12 13:13:07 +00:00
|
|
|
RTC->CRL &= ~RTC_CRL_ALRF;
|
|
|
|
rtcp->rtc_cb(rtcp, RTC_EVENT_ALARM);
|
2011-08-30 22:52:11 +00:00
|
|
|
}
|
2011-10-01 08:04:14 +00:00
|
|
|
if ((RTC->CRH & RTC_CRH_OWIE) && (RTC->CRL & RTC_CRL_OWF)) {
|
2011-12-12 13:13:07 +00:00
|
|
|
RTC->CRL &= ~RTC_CRL_OWF;
|
2011-10-01 08:04:14 +00:00
|
|
|
rtcp->rtc_cb(rtcp, RTC_EVENT_OVERFLOW);
|
2011-08-30 22:52:11 +00:00
|
|
|
}
|
2011-08-31 14:44:52 +00:00
|
|
|
|
2011-08-30 22:52:11 +00:00
|
|
|
chSysUnlockFromIsr();
|
|
|
|
}
|
2011-10-01 08:04:14 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief Waits for the previous registers write to finish.
|
|
|
|
*
|
|
|
|
* @notapi
|
|
|
|
*/
|
|
|
|
static void rtc_lld_wait_write(void) {
|
|
|
|
|
|
|
|
/* Waits registers write completion.*/
|
|
|
|
while (!(RTC->CRL & RTC_CRL_RTOFF))
|
|
|
|
;
|
|
|
|
}
|
2011-08-30 22:52:11 +00:00
|
|
|
|
|
|
|
/*===========================================================================*/
|
|
|
|
/* Driver interrupt handlers. */
|
|
|
|
/*===========================================================================*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief RTC interrupt handler.
|
2011-10-01 08:04:14 +00:00
|
|
|
*
|
2011-08-30 22:52:11 +00:00
|
|
|
* @isr
|
|
|
|
*/
|
|
|
|
CH_IRQ_HANDLER(RTC_IRQHandler) {
|
2011-10-01 08:04:14 +00:00
|
|
|
|
2011-08-30 22:52:11 +00:00
|
|
|
CH_IRQ_PROLOGUE();
|
2011-10-01 08:04:14 +00:00
|
|
|
|
|
|
|
rtc_lld_serve_interrupt(&RTCD1);
|
|
|
|
|
2011-08-30 22:52:11 +00:00
|
|
|
CH_IRQ_EPILOGUE();
|
|
|
|
}
|
|
|
|
|
|
|
|
/*===========================================================================*/
|
|
|
|
/* Driver exported functions. */
|
|
|
|
/*===========================================================================*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief Enable access to registers and initialize RTC if BKP domain
|
|
|
|
* was previously reseted.
|
2011-09-21 17:42:30 +00:00
|
|
|
* @note: Cold start time of LSE oscillator on STM32 platform
|
|
|
|
* takes about 3 seconds.
|
|
|
|
*
|
2011-09-02 13:27:37 +00:00
|
|
|
* @notapi
|
2011-08-30 22:52:11 +00:00
|
|
|
*/
|
|
|
|
void rtc_lld_init(void){
|
2011-10-01 08:04:14 +00:00
|
|
|
uint32_t preload;
|
2011-09-19 15:02:02 +00:00
|
|
|
|
2011-09-19 13:54:07 +00:00
|
|
|
rccEnableBKPInterface(FALSE);
|
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
/* Enables access to BKP registers.*/
|
2011-09-19 13:54:07 +00:00
|
|
|
PWR->CR |= PWR_CR_DBP;
|
2011-09-19 15:02:02 +00:00
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
/* If the RTC is not enabled then performs a reset of the backup domain.*/
|
|
|
|
if (!(RCC->BDCR & RCC_BDCR_RTCEN)) {
|
|
|
|
RCC->BDCR = RCC_BDCR_BDRST;
|
|
|
|
RCC->BDCR = 0;
|
|
|
|
}
|
2011-09-20 07:02:14 +00:00
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
#if STM32_RTC == STM32_RTC_LSE
|
2011-12-10 19:41:46 +00:00
|
|
|
#define RTC_CLK STM32_LSECLK
|
2011-10-01 08:04:14 +00:00
|
|
|
if (!(RCC->BDCR & RCC_BDCR_LSEON)) {
|
|
|
|
RCC->BDCR |= RCC_BDCR_LSEON;
|
|
|
|
while (!(RCC->BDCR & RCC_BDCR_LSERDY))
|
2011-08-30 22:52:11 +00:00
|
|
|
;
|
2011-10-01 08:04:14 +00:00
|
|
|
}
|
|
|
|
#elif STM32_RTC == STM32_RTC_LSI
|
2011-12-10 19:41:46 +00:00
|
|
|
#define RTC_CLK STM32_LSICLK
|
2011-10-01 08:04:14 +00:00
|
|
|
/* TODO: Move the LSI clock initialization in the HAL low level driver.*/
|
|
|
|
RCC->CSR |= RCC_CSR_LSION;
|
|
|
|
while (!(RCC->CSR & RCC_CSR_LSIRDY))
|
|
|
|
;
|
|
|
|
/* According to errata sheet we must wait additional 100 uS for
|
|
|
|
stabilization.
|
|
|
|
TODO: Change this code, software loops are not reliable.*/
|
2011-12-10 19:41:46 +00:00
|
|
|
volatile uint32_t tmo = (STM32_SYSCLK / 1000000) * 100;
|
2011-10-01 08:04:14 +00:00
|
|
|
while (tmo--)
|
|
|
|
;
|
2011-09-20 07:02:14 +00:00
|
|
|
#elif STM32_RTC == STM32_RTC_HSE
|
2011-12-10 19:41:46 +00:00
|
|
|
#define RTC_CLK (STM32_HSECLK / 128)
|
2011-09-20 07:02:14 +00:00
|
|
|
#endif
|
|
|
|
|
2011-12-11 18:14:30 +00:00
|
|
|
preload = RTC_CLK - 1;
|
|
|
|
|
2011-10-01 20:20:53 +00:00
|
|
|
/* Selects clock source (previously enabled and stabilized).*/
|
2011-10-01 08:04:14 +00:00
|
|
|
RCC->BDCR = (RCC->BDCR & ~RCC_BDCR_RTCSEL) | STM32_RTC;
|
|
|
|
|
|
|
|
/* RTC enabled regardless its previous status.*/
|
|
|
|
RCC->BDCR |= RCC_BDCR_RTCEN;
|
|
|
|
|
2011-09-20 07:02:14 +00:00
|
|
|
/* Ensure that RTC_CNT and RTC_DIV contain actual values after enabling
|
2011-10-01 08:04:14 +00:00
|
|
|
clocking on APB1, because these values only update when APB1
|
|
|
|
functioning.*/
|
|
|
|
RTC->CRL = 0;
|
2011-09-20 07:02:14 +00:00
|
|
|
while (!(RTC->CRL & RTC_CRL_RSF))
|
|
|
|
;
|
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
/* Write preload register only if its value differs.*/
|
|
|
|
if (preload != ((((uint32_t)(RTC->PRLH)) << 16) + (uint32_t)RTC->PRLL)) {
|
2011-08-31 16:32:34 +00:00
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
rtc_lld_wait_write();
|
2011-08-31 16:32:34 +00:00
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
/* Enters configuration mode and writes PRLx registers then leaves the
|
|
|
|
configuration mode.*/
|
|
|
|
RTC->CRL |= RTC_CRL_CNF;
|
|
|
|
RTC->PRLH = (uint16_t)(preload >> 16);
|
|
|
|
RTC->PRLL = (uint16_t)(preload & 0xFFFF);
|
|
|
|
RTC->CRL &= ~RTC_CRL_CNF;
|
2011-08-31 16:32:34 +00:00
|
|
|
}
|
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
/* All interrupts initially disabled.*/
|
|
|
|
RTC->CRH = 0;
|
2011-08-31 14:44:52 +00:00
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
/* Callback initially disabled.*/
|
|
|
|
RTCD1.rtc_cb = NULL;
|
2011-08-30 22:52:11 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
2011-10-01 08:04:14 +00:00
|
|
|
* @brief Set current time.
|
|
|
|
* @note Fractional part will be silently ignored. There is no possibility
|
|
|
|
* to change it on STM32F1xx platform.
|
2011-08-30 22:52:11 +00:00
|
|
|
*
|
2011-10-01 08:04:14 +00:00
|
|
|
* @param[in] rtcp pointer to RTC driver structure
|
|
|
|
* @param[in] timespec pointer to a @p RTCTime structure
|
2011-09-02 13:27:37 +00:00
|
|
|
*
|
|
|
|
* @notapi
|
2011-08-30 22:52:11 +00:00
|
|
|
*/
|
2011-10-01 08:04:14 +00:00
|
|
|
void rtc_lld_set_time(RTCDriver *rtcp, const RTCTime *timespec) {
|
2011-08-30 22:52:11 +00:00
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
(void)rtcp;
|
2011-08-30 22:52:11 +00:00
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
rtc_lld_wait_write();
|
2011-09-07 12:53:27 +00:00
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
RTC->CRL |= RTC_CRL_CNF;
|
|
|
|
RTC->CNTH = (uint16_t)(timespec->tv_sec >> 16);
|
|
|
|
RTC->CNTL = (uint16_t)(timespec->tv_sec & 0xFFFF);
|
|
|
|
RTC->CRL &= ~RTC_CRL_CNF;
|
2011-08-30 22:52:11 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
2011-10-01 08:04:14 +00:00
|
|
|
* @brief Get current time.
|
2011-08-30 22:52:11 +00:00
|
|
|
*
|
2011-10-01 08:04:14 +00:00
|
|
|
* @param[in] rtcp pointer to RTC driver structure
|
2011-12-10 19:41:46 +00:00
|
|
|
* @param[in] timespec pointer to a @p RTCTime structure
|
2011-09-02 13:27:37 +00:00
|
|
|
*
|
|
|
|
* @notapi
|
2011-08-30 22:52:11 +00:00
|
|
|
*/
|
2011-10-01 08:04:14 +00:00
|
|
|
void rtc_lld_get_time(RTCDriver *rtcp, RTCTime *timespec) {
|
|
|
|
(void)rtcp;
|
2011-08-30 22:52:11 +00:00
|
|
|
|
2011-12-10 19:41:46 +00:00
|
|
|
uint32_t time_frac;
|
|
|
|
|
|
|
|
READ_REGISTERS:
|
|
|
|
timespec->tv_sec = ((uint32_t)(RTC->CNTH) << 16) + RTC->CNTL;
|
2011-10-01 08:04:14 +00:00
|
|
|
time_frac = (((uint32_t)RTC->DIVH) << 16) + (uint32_t)RTC->DIVL;
|
2011-12-10 19:41:46 +00:00
|
|
|
|
|
|
|
/* If second counter updated between reading of integer and fractional parts
|
|
|
|
* we must reread both values. */
|
|
|
|
if((timespec->tv_sec) != (((uint32_t)(RTC->CNTH) << 16) + RTC->CNTL)){
|
|
|
|
goto READ_REGISTERS;
|
|
|
|
}
|
|
|
|
|
|
|
|
timespec->tv_msec = (uint16_t)(((RTC_CLK - 1 - time_frac) * 1000) / RTC_CLK);
|
2011-08-30 22:52:11 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
2011-10-01 08:04:14 +00:00
|
|
|
* @brief Set alarm time.
|
|
|
|
*
|
|
|
|
* @note Default value after BKP domain reset is 0xFFFFFFFF
|
2011-09-02 13:27:37 +00:00
|
|
|
*
|
2011-10-01 08:04:14 +00:00
|
|
|
* @param[in] rtcp pointer to RTC driver structure
|
|
|
|
* @param[in] alarm alarm identifier
|
|
|
|
* @param[in] alarmspec pointer to a @p RTCAlarm structure
|
2011-09-02 13:27:37 +00:00
|
|
|
*
|
|
|
|
* @notapi
|
2011-08-30 22:52:11 +00:00
|
|
|
*/
|
2011-10-01 08:04:14 +00:00
|
|
|
void rtc_lld_set_alarm(RTCDriver *rtcp,
|
|
|
|
rtcalarm_t alarm,
|
|
|
|
const RTCAlarm *alarmspec) {
|
2011-09-25 10:03:59 +00:00
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
(void)rtcp;
|
|
|
|
(void)alarm;
|
|
|
|
|
|
|
|
rtc_lld_wait_write();
|
|
|
|
|
|
|
|
/* Enters configuration mode and writes ALRHx registers then leaves the
|
|
|
|
configuration mode.*/
|
|
|
|
RTC->CRL |= RTC_CRL_CNF;
|
|
|
|
if (alarmspec != NULL) {
|
|
|
|
RTC->ALRH = (uint16_t)(alarmspec->tv_sec >> 16);
|
|
|
|
RTC->ALRL = (uint16_t)(alarmspec->tv_sec & 0xFFFF);
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
RTC->ALRH = 0;
|
|
|
|
RTC->ALRL = 0;
|
|
|
|
}
|
|
|
|
RTC->CRL &= ~RTC_CRL_CNF;
|
2011-08-30 22:52:11 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
2011-10-01 08:04:14 +00:00
|
|
|
* @brief Get current alarm.
|
|
|
|
* @note If an alarm has not been set then the returned alarm specification
|
|
|
|
* is not meaningful.
|
2011-09-25 10:03:59 +00:00
|
|
|
*
|
2011-10-01 08:04:14 +00:00
|
|
|
* @note Default value after BKP domain reset is 0xFFFFFFFF.
|
2011-09-25 10:03:59 +00:00
|
|
|
*
|
2011-12-12 10:56:51 +00:00
|
|
|
* @param[in] rtcp pointer to RTC driver structure
|
|
|
|
* @param[in] alarm alarm identifier
|
2011-10-01 08:04:14 +00:00
|
|
|
* @param[out] alarmspec pointer to a @p RTCAlarm structure
|
2011-09-02 13:27:37 +00:00
|
|
|
*
|
|
|
|
* @notapi
|
2011-08-30 22:52:11 +00:00
|
|
|
*/
|
2011-10-01 08:04:14 +00:00
|
|
|
void rtc_lld_get_alarm(RTCDriver *rtcp,
|
|
|
|
rtcalarm_t alarm,
|
|
|
|
RTCAlarm *alarmspec) {
|
2011-08-30 22:52:11 +00:00
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
(void)rtcp;
|
|
|
|
(void)alarm;
|
2011-09-01 18:09:40 +00:00
|
|
|
|
2011-10-01 08:04:14 +00:00
|
|
|
alarmspec->tv_sec = ((RTC->ALRH << 16) + RTC->ALRL);
|
2011-08-30 22:52:11 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
2011-10-01 08:04:14 +00:00
|
|
|
* @brief Enables or disables RTC callbacks.
|
|
|
|
* @details This function enables or disables callbacks, use a @p NULL pointer
|
|
|
|
* in order to disable a callback.
|
2011-09-25 10:03:59 +00:00
|
|
|
*
|
2011-10-01 08:04:14 +00:00
|
|
|
* @param[in] rtcp pointer to RTC driver structure
|
|
|
|
* @param[in] callback callback function pointer or @p NULL
|
2011-09-02 13:27:37 +00:00
|
|
|
*
|
|
|
|
* @notapi
|
2011-08-30 22:52:11 +00:00
|
|
|
*/
|
2011-12-12 13:13:07 +00:00
|
|
|
void rtc_lld_set_callback(RTCDriver *rtcp, RTCCallbackConfig *cb_cfg) {
|
2011-08-30 22:52:11 +00:00
|
|
|
|
2011-12-12 13:13:07 +00:00
|
|
|
if (cb_cfg->rtc_cb != NULL) {
|
|
|
|
rtcp->rtc_cb = cb_cfg->rtc_cb;
|
2011-10-01 08:04:14 +00:00
|
|
|
/* Interrupts are enabled only after setting up the callback, this
|
2011-12-12 13:13:07 +00:00
|
|
|
way there is no need to check for the NULL callback pointer inside
|
|
|
|
the IRQ handler.*/
|
|
|
|
rtc_lld_wait_write();
|
2011-10-01 08:04:14 +00:00
|
|
|
RTC->CRL &= ~(RTC_CRL_OWF | RTC_CRL_ALRF | RTC_CRL_SECF);
|
2011-12-12 13:13:07 +00:00
|
|
|
rtc_lld_wait_write();
|
2011-12-12 13:19:21 +00:00
|
|
|
NVICEnableVector(RTC_IRQn, CORTEX_PRIORITY_MASK(STM32_RTC_IRQ_PRIORITY));
|
2011-10-01 08:04:14 +00:00
|
|
|
RTC->CRH |= RTC_CRH_OWIE | RTC_CRH_ALRIE | RTC_CRH_SECIE;
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
NVICDisableVector(RTC_IRQn);
|
2011-12-12 13:13:07 +00:00
|
|
|
rtc_lld_wait_write();
|
2011-10-01 08:04:14 +00:00
|
|
|
RTC->CRL = 0;
|
|
|
|
RTC->CRH = 0;
|
|
|
|
}
|
|
|
|
}
|
2011-08-30 22:52:11 +00:00
|
|
|
|
|
|
|
#endif /* HAL_USE_RTC */
|
|
|
|
|
|
|
|
/** @} */
|