2011-09-19 08:56:23 +00:00
|
|
|
/*
|
|
|
|
ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010,
|
2013-02-02 10:58:09 +00:00
|
|
|
2011,2012,2013 Giovanni Di Sirio.
|
2011-09-19 08:56:23 +00:00
|
|
|
|
|
|
|
This file is part of ChibiOS/RT.
|
|
|
|
|
|
|
|
ChibiOS/RT is free software; you can redistribute it and/or modify
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
ChibiOS/RT is distributed in the hope that it will be useful,
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* STM32L1xx drivers configuration.
|
|
|
|
* The following settings override the default settings present in
|
|
|
|
* the various device driver implementation headers.
|
|
|
|
* Note that the settings for each driver only have effect if the whole
|
|
|
|
* driver is enabled in halconf.h.
|
|
|
|
*
|
|
|
|
* IRQ priorities:
|
|
|
|
* 15...0 Lowest...Highest.
|
|
|
|
*
|
|
|
|
* DMA priorities:
|
|
|
|
* 0...3 Lowest...Highest.
|
|
|
|
*/
|
|
|
|
|
2012-08-22 06:17:06 +00:00
|
|
|
#define STM32L1xx_MCUCONF
|
|
|
|
|
2011-09-19 08:56:23 +00:00
|
|
|
/*
|
|
|
|
* HAL driver system settings.
|
|
|
|
*/
|
|
|
|
#define STM32_NO_INIT FALSE
|
|
|
|
#define STM32_HSI_ENABLED TRUE
|
|
|
|
#define STM32_LSI_ENABLED TRUE
|
|
|
|
#define STM32_HSE_ENABLED FALSE
|
|
|
|
#define STM32_LSE_ENABLED TRUE
|
|
|
|
#define STM32_ADC_CLOCK_ENABLED TRUE
|
|
|
|
#define STM32_USB_CLOCK_ENABLED TRUE
|
|
|
|
#define STM32_MSIRANGE STM32_MSIRANGE_2M
|
|
|
|
#define STM32_SW STM32_SW_PLL
|
|
|
|
#define STM32_PLLSRC STM32_PLLSRC_HSI
|
|
|
|
#define STM32_PLLMUL_VALUE 6
|
|
|
|
#define STM32_PLLDIV_VALUE 3
|
|
|
|
#define STM32_HPRE STM32_HPRE_DIV1
|
|
|
|
#define STM32_PPRE1 STM32_PPRE1_DIV1
|
|
|
|
#define STM32_PPRE2 STM32_PPRE2_DIV1
|
|
|
|
#define STM32_MCOSEL STM32_MCOSEL_NOCLOCK
|
|
|
|
#define STM32_MCOPRE STM32_MCOPRE_DIV1
|
|
|
|
#define STM32_RTCSEL STM32_RTCSEL_LSE
|
|
|
|
#define STM32_RTCPRE STM32_RTCPRE_DIV2
|
2012-01-04 22:00:44 +00:00
|
|
|
#define STM32_VOS STM32_VOS_1P8
|
|
|
|
#define STM32_PVD_ENABLE FALSE
|
|
|
|
#define STM32_PLS STM32_PLS_LEV0
|
2011-09-19 08:56:23 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* ADC driver system settings.
|
|
|
|
*/
|
2012-08-22 06:17:06 +00:00
|
|
|
#define STM32_ADC_USE_ADC1 FALSE
|
2011-09-19 08:56:23 +00:00
|
|
|
#define STM32_ADC_ADC1_DMA_PRIORITY 2
|
2012-08-14 18:08:04 +00:00
|
|
|
#define STM32_ADC_IRQ_PRIORITY 6
|
|
|
|
#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY 6
|
2011-09-19 08:56:23 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* EXT driver system settings.
|
|
|
|
*/
|
|
|
|
#define STM32_EXT_EXTI0_IRQ_PRIORITY 6
|
|
|
|
#define STM32_EXT_EXTI1_IRQ_PRIORITY 6
|
|
|
|
#define STM32_EXT_EXTI2_IRQ_PRIORITY 6
|
|
|
|
#define STM32_EXT_EXTI3_IRQ_PRIORITY 6
|
|
|
|
#define STM32_EXT_EXTI4_IRQ_PRIORITY 6
|
|
|
|
#define STM32_EXT_EXTI5_9_IRQ_PRIORITY 6
|
|
|
|
#define STM32_EXT_EXTI10_15_IRQ_PRIORITY 6
|
|
|
|
#define STM32_EXT_EXTI16_IRQ_PRIORITY 6
|
|
|
|
#define STM32_EXT_EXTI17_IRQ_PRIORITY 6
|
|
|
|
#define STM32_EXT_EXTI18_IRQ_PRIORITY 6
|
|
|
|
#define STM32_EXT_EXTI19_IRQ_PRIORITY 6
|
2012-06-21 16:25:11 +00:00
|
|
|
#define STM32_EXT_EXTI20_IRQ_PRIORITY 6
|
|
|
|
#define STM32_EXT_EXTI21_22_IRQ_PRIORITY 6
|
2011-09-19 08:56:23 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* GPT driver system settings.
|
|
|
|
*/
|
2012-08-22 06:17:06 +00:00
|
|
|
#define STM32_GPT_USE_TIM2 FALSE
|
|
|
|
#define STM32_GPT_USE_TIM3 FALSE
|
|
|
|
#define STM32_GPT_USE_TIM4 FALSE
|
2011-09-19 08:56:23 +00:00
|
|
|
#define STM32_GPT_TIM2_IRQ_PRIORITY 7
|
|
|
|
#define STM32_GPT_TIM3_IRQ_PRIORITY 7
|
|
|
|
#define STM32_GPT_TIM4_IRQ_PRIORITY 7
|
2012-08-22 06:17:06 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* I2C driver system settings.
|
|
|
|
*/
|
|
|
|
#define STM32_I2C_USE_I2C1 FALSE
|
|
|
|
#define STM32_I2C_USE_I2C2 FALSE
|
|
|
|
#define STM32_I2C_I2C1_IRQ_PRIORITY 5
|
|
|
|
#define STM32_I2C_I2C2_IRQ_PRIORITY 5
|
|
|
|
#define STM32_I2C_I2C1_DMA_PRIORITY 3
|
|
|
|
#define STM32_I2C_I2C2_DMA_PRIORITY 3
|
|
|
|
#define STM32_I2C_I2C1_DMA_ERROR_HOOK() chSysHalt()
|
|
|
|
#define STM32_I2C_I2C2_DMA_ERROR_HOOK() chSysHalt()
|
2011-09-19 08:56:23 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* ICU driver system settings.
|
|
|
|
*/
|
|
|
|
#define STM32_ICU_USE_TIM2 FALSE
|
|
|
|
#define STM32_ICU_USE_TIM3 TRUE
|
|
|
|
#define STM32_ICU_USE_TIM4 FALSE
|
|
|
|
#define STM32_ICU_TIM2_IRQ_PRIORITY 7
|
|
|
|
#define STM32_ICU_TIM3_IRQ_PRIORITY 7
|
|
|
|
#define STM32_ICU_TIM4_IRQ_PRIORITY 7
|
|
|
|
|
|
|
|
/*
|
|
|
|
* PWM driver system settings.
|
|
|
|
*/
|
|
|
|
#define STM32_PWM_USE_TIM2 TRUE
|
|
|
|
#define STM32_PWM_USE_TIM3 FALSE
|
|
|
|
#define STM32_PWM_USE_TIM4 FALSE
|
|
|
|
#define STM32_PWM_TIM2_IRQ_PRIORITY 7
|
|
|
|
#define STM32_PWM_TIM3_IRQ_PRIORITY 7
|
|
|
|
#define STM32_PWM_TIM4_IRQ_PRIORITY 7
|
|
|
|
|
|
|
|
/*
|
|
|
|
* SERIAL driver system settings.
|
|
|
|
*/
|
2012-08-22 06:17:06 +00:00
|
|
|
#define STM32_SERIAL_USE_USART1 FALSE
|
2011-09-19 08:56:23 +00:00
|
|
|
#define STM32_SERIAL_USE_USART2 FALSE
|
|
|
|
#define STM32_SERIAL_USE_USART3 FALSE
|
|
|
|
#define STM32_SERIAL_USART1_PRIORITY 12
|
|
|
|
#define STM32_SERIAL_USART2_PRIORITY 12
|
|
|
|
#define STM32_SERIAL_USART3_PRIORITY 12
|
|
|
|
|
|
|
|
/*
|
|
|
|
* SPI driver system settings.
|
|
|
|
*/
|
2012-08-22 06:17:06 +00:00
|
|
|
#define STM32_SPI_USE_SPI1 FALSE
|
|
|
|
#define STM32_SPI_USE_SPI2 FALSE
|
2011-09-19 08:56:23 +00:00
|
|
|
#define STM32_SPI_SPI1_DMA_PRIORITY 1
|
|
|
|
#define STM32_SPI_SPI2_DMA_PRIORITY 1
|
|
|
|
#define STM32_SPI_SPI1_IRQ_PRIORITY 10
|
|
|
|
#define STM32_SPI_SPI2_IRQ_PRIORITY 10
|
|
|
|
#define STM32_SPI_DMA_ERROR_HOOK(spip) chSysHalt()
|
|
|
|
|
|
|
|
/*
|
|
|
|
* UART driver system settings.
|
|
|
|
*/
|
|
|
|
#define STM32_UART_USE_USART1 FALSE
|
2012-08-22 06:17:06 +00:00
|
|
|
#define STM32_UART_USE_USART2 FALSE
|
2011-09-19 08:56:23 +00:00
|
|
|
#define STM32_UART_USE_USART3 FALSE
|
|
|
|
#define STM32_UART_USART1_IRQ_PRIORITY 12
|
|
|
|
#define STM32_UART_USART2_IRQ_PRIORITY 12
|
|
|
|
#define STM32_UART_USART3_IRQ_PRIORITY 12
|
|
|
|
#define STM32_UART_USART1_DMA_PRIORITY 0
|
|
|
|
#define STM32_UART_USART2_DMA_PRIORITY 0
|
|
|
|
#define STM32_UART_USART3_DMA_PRIORITY 0
|
|
|
|
#define STM32_UART_DMA_ERROR_HOOK(uartp) chSysHalt()
|
|
|
|
|
|
|
|
/*
|
|
|
|
* USB driver system settings.
|
|
|
|
*/
|
|
|
|
#define STM32_USB_USE_USB1 TRUE
|
|
|
|
#define STM32_USB_LOW_POWER_ON_SUSPEND FALSE
|
2012-06-16 06:22:39 +00:00
|
|
|
#define STM32_USB_USB1_HP_IRQ_PRIORITY 13
|
2011-09-19 08:56:23 +00:00
|
|
|
#define STM32_USB_USB1_LP_IRQ_PRIORITY 14
|