Go to file

Adrian Costina e8bcbb74da scripts: fixed tcl syntax for altera projects not meeting timing		2017-02-16 21:21:51 +02:00
library	axi_*fifo: Delete/replace AXI_BYTE_WIDTH parameter	2017-02-16 19:54:41 +02:00
projects	scripts: fixed tcl syntax for altera projects not meeting timing	2017-02-16 21:21:51 +02:00
.gitattributes	Update .gitattributes	2016-02-12 14:27:35 +02:00
.gitignore	Update .gitignore	2016-12-19 15:37:05 +00:00
LICENSE	Update LICENSE	2014-03-11 15:06:52 -04:00
Makefile	Makefile: Added top level Makefile. Modified behavior of clean and clean-all	2015-04-17 17:22:38 +03:00
README.md	README.md: Update the README	2016-03-31 19:42:52 +03:00

README.md

HDL Reference Designs

Analog Devices Inc. HDL libraries and projects

Branches

Each release has its own branch and master always synced with the latest release. To find out more information about the latest release please check the release notes. Every branch, which has dev in its name, is a development branch and should handle it accordingly.

README.md

HDL Reference Designs

Branches

Latest Release Notes

HDL User Guide

HDL Help & Support