Laszlo Nagy 9180d4dd39 library/axi_clkgen: Fix second clock output ... A typo prevents the usage of second clock output.		2020-01-07 13:21:00 +02:00
..
bd	library/axi_clkgen: Fix second clock output	2020-01-07 13:21:00 +02:00
Makefile	…
axi_clkgen.v	Add FPGA info parameters flow	2019-03-30 11:26:11 +02:00
axi_clkgen_ip.tcl	library/scripts: Rename adi_ip.tcl to adi_ip_xilinx.tcl	2019-06-29 06:53:51 +03:00