dffbbfd7d1
Xilinx: When calling adi_auto_fpga_spec_params in the x_ip.tcl, parameters like - FPGA_TECHNOLOGY - FPGA_FAMILY - SPEED_GRADE - DEV_PACKAGE - XCVR_TYPE - FPGA_VOLTAGE will be automatically detected and constrained to predefined pairs of values from adi_xilinx_device_info_env.tcl The parameters specified in the blobk diagram of the IP(bd.tcl), will be automatically assign when the IP is added to a block design. The "adi_auto_assign_device_spec $cellpath" is called in the init hook (bd.tcl). https://www.xilinx.com/products/technology/high-speed-serial.html Intel: Info parameters are set in the VALIDATION_CALLBACK according to adi_intel_device_info_env.tcl |
||
|---|---|---|
| library | ||
| projects | ||
| .gitattributes | ||
| .gitignore | ||
| LICENSE | ||
| LICENSE_ADIBSD | ||
| LICENSE_GPL2 | ||
| LICENSE_LGPL | ||
| Makefile | ||
| README.md | ||
| quiet.mk | ||
README.md
HDL Reference Designs
Analog Devices Inc. HDL libraries and projects.
Getting started
This repository supports reference designs for different Analog Devices boards based on Intel and Xilinx FPGA development boards or standalone.
Prerequisites
or
Please make sure that you have the required tool version.
How to build a project
For building a projects, you have to use the GNU Make tool. If you're a Windows user please checkout this page, to see how you can install this tool.
To build a project, checkout the latest release, after that just cd to the project that you want to build and run make:
[~]cd projects/fmcomms2/zc706
[~]make
A more comprehensive build guide can be found under the following link: https://wiki.analog.com/resources/fpga/docs/build
Software
In general all the projects have no-OS (baremetal) and a Linux support. See no-OS or Linux for more information.
Which branch should I use?
-
If you want to use the most stable code base, always use the latest release branch.
-
If you want to use the greatest and latest, check out the master branch.
License
In this HDL repository, there are many different and unique modules, consisting of various HDL (Verilog or VHDL) components. The individual modules are developed independently, and may be accompanied by separate and unique license terms.
The user should read each of these license terms, and understand the freedoms and responsibilities that he or she has by using this source/core.
See LICENSE for more details. The separate license files cab be found here:
Comprehensive user guide
See HDL User Guide for a more detailed guide.
Support
Feel free to ask any question at EngineerZone.