| .. |
|
ad_addsub.v
|
hdl/library: Update the IP parameters
|
2015-08-19 14:11:47 +03:00 |
|
ad_axi_ip_constr.sdc
|
library- altera power up warnings
|
2016-12-20 16:18:15 -05:00 |
|
ad_axi_ip_constr.xdc
|
axi_ip_constr: Fix constraints
|
2017-02-27 16:25:09 +02:00 |
|
ad_axis_inf_rx.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_csc_1.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_csc_1_add.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_csc_1_mul.v
|
library: Fixed changes related to parameters
|
2015-08-20 18:13:54 +03:00 |
|
ad_csc_CrYCb2RGB.v
|
imageon_zc706: Updates and fixes
|
2015-03-27 18:57:32 +02:00 |
|
ad_csc_RGB2CrYCb.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_datafmt.v
|
common- adc- data path disable split
|
2016-09-23 13:40:35 -04:00 |
|
ad_dcfilter.v
|
common- adc- data path disable split
|
2016-09-23 13:40:35 -04:00 |
|
ad_dds.v
|
common- dac data path split
|
2016-09-23 16:13:24 -04:00 |
|
ad_dds_1.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_dds_sine.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_edge_detect.v
|
ad_edge_detect: Add a flop to output, reset is active high
|
2015-12-14 15:40:29 +02:00 |
|
ad_gt_channel.v
|
hdl/library: Update the IP parameters
|
2015-08-19 14:11:47 +03:00 |
|
ad_gt_channel_1.v
|
up_gt: separate pll resets to tx/rx
|
2015-10-02 13:58:30 -04:00 |
|
ad_gt_common.v
|
hdl/library: Update the IP parameters
|
2015-08-19 14:11:47 +03:00 |
|
ad_gt_common_1.v
|
up_gt_channel: Move the VERSION register to up_gt_channel, in order to preserve its address
|
2015-09-29 14:19:52 +03:00 |
|
ad_gt_es.v
|
hdl/library: Update the IP parameters
|
2015-08-19 14:11:47 +03:00 |
|
ad_gt_es_axi.v
|
axi_jesd_gt- per lane split-up
|
2015-08-13 13:03:51 -04:00 |
|
ad_iqcor.v
|
common- adc- data path disable split
|
2016-09-23 13:40:35 -04:00 |
|
ad_jesd_align.v
|
jesd-align-- xilinx/altera merge
|
2015-07-21 10:57:00 -04:00 |
|
ad_mem.v
|
library: forced ad_mem module to be implemented in BRAM for Xilinx devices
|
2017-01-25 18:12:04 +02:00 |
|
ad_mem_asym.v
|
ad_mem_asym: Add support for more ratios.
|
2016-04-19 11:18:30 +03:00 |
|
ad_pnmon.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_rst.v
|
library: ad_rst, added comment so that the registers are not minimized away
|
2015-11-24 10:33:38 +02:00 |
|
ad_ss_422to444.v
|
hdl/library: Update the IP parameters
|
2015-08-19 14:11:47 +03:00 |
|
ad_ss_444to422.v
|
hdl/library: Update the IP parameters
|
2015-08-19 14:11:47 +03:00 |
|
ad_sysref_gen.v
|
ad_sysref_gen: Fix sysref generation
|
2016-12-19 18:02:49 +02:00 |
|
ad_tdd_control.v
|
ad_tdd_control: Add an on/off switch to the receive datapath
|
2016-08-01 11:49:27 +03:00 |
|
ad_xcvr_rx_if.v
|
library/common- xcvr interface logic
|
2016-07-21 16:09:33 -04:00 |
|
axi_ctrlif.vhd
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
axi_streaming_dma_rx_fifo.vhd
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
axi_streaming_dma_tx_fifo.vhd
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
dma_fifo.vhd
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
pl330_dma_fifo.vhd
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
sync_bits.v
|
all: Change tab to double space
|
2016-10-01 18:13:42 +03:00 |
|
sync_gray.v
|
all: Change tab to double space
|
2016-10-01 18:13:42 +03:00 |
|
up_adc_channel.v
|
common- adc- data path disable split
|
2016-09-23 13:40:35 -04:00 |
|
up_adc_common.v
|
library- altera power up warnings
|
2016-12-20 16:18:15 -05:00 |
|
up_axi.v
|
up_axi- writes dropped by delayed w-responses
|
2016-08-14 11:21:19 -04:00 |
|
up_clkgen.v
|
library: Axi_clkgen, added register for controlling the source clock.
|
2015-11-25 11:16:32 +02:00 |
|
up_clock_mon.v
|
common/up_- change to asynchronous resets
|
2015-08-13 13:03:51 -04:00 |
|
up_dac_channel.v
|
common- dac data path split
|
2016-09-23 16:13:24 -04:00 |
|
up_dac_common.v
|
altera- warnings about init values
|
2017-01-30 10:01:28 -05:00 |
|
up_delay_cntrl.v
|
axi_ad9361- add receive init delay
|
2017-03-13 16:28:24 -04:00 |
|
up_gt.v
|
up_gt_channel: Move the VERSION register to up_gt_channel, in order to preserve its address
|
2015-09-29 14:19:52 +03:00 |
|
up_gt_channel.v
|
library/common- reset fix
|
2015-10-23 14:32:35 -04:00 |
|
up_hdmi_rx.v
|
axi_hdmi_rx: Update constraint file and fix reset line
|
2015-09-29 18:49:30 +03:00 |
|
up_hdmi_tx.v
|
all: Change tab to double space
|
2016-10-01 18:13:42 +03:00 |
|
up_pmod.v
|
hdl/library: Update the IP parameters
|
2015-08-19 14:11:47 +03:00 |
|
up_tdd_cntrl.v
|
up_tdd_cntrl: Fix memory map register writes
|
2016-11-01 10:06:57 +02:00 |
|
up_xfer_cntrl.v
|
common/up_- change to asynchronous resets
|
2015-08-13 13:03:51 -04:00 |
|
up_xfer_status.v
|
common/up_- change to asynchronous resets
|
2015-08-13 13:03:51 -04:00 |
|
util_pulse_gen.v
|
common/util_pulse_gen: Rename the ad_tdd_sync module
|
2016-06-09 10:07:47 +03:00 |
b0e88eb5ff