| .. |
|
altera
|
altera/ad_cmos_in: Define supported DEVICE_TYPE options
|
2017-04-25 12:07:33 +03:00 |
|
axi_ad5766
|
hdlmake- updates
|
2017-04-27 15:11:01 -04:00 |
|
axi_ad6676
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_ad7616
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_ad9122
|
hdlmake updates
|
2017-04-25 15:46:26 -04:00 |
|
axi_ad9144
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_ad9152
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_ad9162
|
ad9162- add iq swap
|
2017-04-26 20:54:47 -04:00 |
|
axi_ad9234
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_ad9250
|
axi_ad9250: Port redeclaration as a wire is not allowed
|
2017-04-20 10:50:21 +03:00 |
|
axi_ad9265
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_ad9361
|
axi_ad9361: Fix ad_cmos_out instantiations
|
2017-04-26 10:39:54 +03:00 |
|
axi_ad9371
|
axi_ad9371: Update dac_clk_ratio to 2
|
2017-05-10 11:12:45 +03:00 |
|
axi_ad9434
|
axi_ad9434: Fix input data rate
|
2017-05-04 16:43:09 +03:00 |
|
axi_ad9467
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_ad9625
|
axi_ad9625: Port redeclaration as a wire is not allowed
|
2017-04-20 10:49:24 +03:00 |
|
axi_ad9643
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_ad9652
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_ad9671
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_ad9680
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_ad9684
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_ad9739a
|
axi_ad9739a: Fix DDS set frequency
|
2017-05-10 17:39:00 +03:00 |
|
axi_ad9963
|
hdlmake updates
|
2017-04-25 15:46:26 -04:00 |
|
axi_adc_decimate
|
hdlmake updates
|
2017-04-25 15:46:26 -04:00 |
|
axi_adc_trigger
|
axi_adc_trigger: Reduce AXI address width
|
2017-04-18 12:17:41 +02:00 |
|
axi_clkgen
|
axi_clkgen: Propagate clock settings to output pins
|
2017-04-20 20:36:33 +02:00 |
|
axi_dac_interpolate
|
hdlmake updates
|
2017-04-25 15:46:26 -04:00 |
|
axi_dmac
|
axi_dmac: post_propagate(): Handle mappings with multiple address segments
|
2017-04-19 13:47:02 +02:00 |
|
axi_fmcadc5_sync
|
axi_fmcadc5_sync- raw inputs & constraint fixes
|
2017-05-08 10:29:06 -04:00 |
|
axi_generic_adc
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_gpreg
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_hdmi_rx
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
axi_hdmi_tx
|
axi_hdmi_tx: Fix assignment type
|
2017-04-21 09:35:34 +03:00 |
|
axi_i2s_adi
|
library: axi_i2s_adi, axi_spdif_rx, axi_spdif_tx, util_axis_fifo rename ports to lowercase
|
2017-04-18 12:17:41 +02:00 |
|
axi_intr_monitor
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_logic_analyzer
|
axi_logic_analyzer: Reduce AXI address width
|
2017-04-18 12:17:40 +02:00 |
|
axi_mc_controller
|
library: Delete all adi_ip_constraint process call
|
2017-04-06 12:36:47 +03:00 |
|
axi_mc_current_monitor
|
library: Delete all adi_ip_constraint process call
|
2017-04-06 12:36:47 +03:00 |
|
axi_mc_speed
|
library: Delete all adi_ip_constraint process call
|
2017-04-06 12:36:47 +03:00 |
|
axi_rd_wr_combiner
|
hdlmake updates
|
2017-04-25 15:46:26 -04:00 |
|
axi_spdif_rx
|
library: axi_i2s_adi, axi_spdif_rx, axi_spdif_tx, util_axis_fifo rename ports to lowercase
|
2017-04-18 12:17:41 +02:00 |
|
axi_spdif_tx
|
library: axi_i2s_adi, axi_spdif_rx, axi_spdif_tx, util_axis_fifo rename ports to lowercase
|
2017-04-18 12:17:41 +02:00 |
|
axi_usb_fx3
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
cn0363
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
common
|
util_pulse_gen: The valid period is stored in pulse_period_d
|
2017-04-27 11:28:24 +03:00 |
|
cordic_demod
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
interfaces
|
interfaces- remove channel based pll reset
|
2016-11-22 11:34:29 -05:00 |
|
prcfg
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
scripts
|
scripts/adi_ip.pl: Infer register map range from address width
|
2017-04-18 12:17:40 +02:00 |
|
spi_engine
|
spi_engine_offload: Add a CDC module for trigger reception
|
2017-05-04 12:14:06 +03:00 |
|
util_adcfifo
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
util_axis_fifo
|
library: axi_i2s_adi, axi_spdif_rx, axi_spdif_tx, util_axis_fifo rename ports to lowercase
|
2017-04-18 12:17:41 +02:00 |
|
util_axis_resize
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_bsplit
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
util_ccat
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
util_cic
|
hdlmake updates
|
2017-04-25 15:46:26 -04:00 |
|
util_clkdiv
|
hdlmake: Fix util_clkdiv Makefile issue. sort library master Makefile
|
2017-04-26 09:58:17 +03:00 |
|
util_cpack
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
util_dacfifo
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
util_extract
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
util_fir_dec
|
util_fir_dec: Changed output rounding mode to Symmetric rounding to Zero
|
2017-03-09 16:33:17 +02:00 |
|
util_fir_int
|
util_fir_int: Shifted data so that the amplitude at the output of the filter is the same with the input
|
2017-03-08 14:29:26 +02:00 |
|
util_gmii_to_rgmii
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
util_i2c_mixer
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_mfifo
|
hdlmake updates
|
2017-04-25 15:46:26 -04:00 |
|
util_pmod_adc
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
util_pmod_fmeter
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
util_pulse_gen
|
util_pulse_gen: Add Makefile
|
2017-04-27 11:28:25 +03:00 |
|
util_rfifo
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
util_sigma_delta_spi
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_tdd_sync
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
util_upack
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
util_var_fifo
|
hdlmake updates
|
2017-04-25 15:46:26 -04:00 |
|
util_wfifo
|
all: Update verilog files to verilog-2001
|
2017-04-13 11:59:55 +03:00 |
|
xilinx
|
hdlmake updates
|
2017-04-25 15:46:26 -04:00 |
|
Makefile
|
hdlmake.pl updates
|
2017-05-04 13:59:47 -04:00 |
c44de7021a