Go to file

Adrian Costina aece3f5555 axi_ad9680: Update IP core - added signals so that AD9680 can be connected to altera's xcvr core through an avalon streaming sink - added DEVICE_TYPE parameter in _hw.tcl, set to 1 for altera		2016-08-01 15:05:30 +03:00
library	axi_ad9680: Update IP core	2016-08-01 15:05:30 +03:00
projects	make: Update Make files	2016-08-01 14:24:48 +03:00
.gitattributes	Update .gitattributes	2016-02-12 14:27:35 +02:00
.gitignore	Update .gitignore file	2016-03-16 09:18:49 +02:00
LICENSE	Update LICENSE	2014-03-11 15:06:52 -04:00
Makefile	Makefile: Added top level Makefile. Modified behavior of clean and clean-all	2015-04-17 17:22:38 +03:00
README.md	README.md: Update the README	2016-03-31 19:42:52 +03:00

README.md

HDL Reference Designs

Analog Devices Inc. HDL libraries and projects

Branches

Each release has its own branch and master always synced with the latest release. To find out more information about the latest release please check the release notes. Every branch, which has dev in its name, is a development branch and should handle it accordingly.

README.md

HDL Reference Designs

Branches

Latest Release Notes

HDL User Guide

HDL Help & Support