215 lines
7.6 KiB
Verilog
Executable File
215 lines
7.6 KiB
Verilog
Executable File
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright (C) 2022-2023 Analog Devices, Inc. All rights reserved.
|
|
//
|
|
// In this HDL repository, there are many different and unique modules, consisting
|
|
// of various HDL (Verilog or VHDL) components. The individual modules are
|
|
// developed independently, and may be accompanied by separate and unique license
|
|
// terms.
|
|
//
|
|
// The user should read each of these license terms, and understand the
|
|
// freedoms and responsibilities that he or she has by using this source/core.
|
|
//
|
|
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
// A PARTICULAR PURPOSE.
|
|
//
|
|
// Redistribution and use of source or resulting binaries, with or without modification
|
|
// of this file, are permitted under one of the following two license terms:
|
|
//
|
|
// 1. The GNU General Public License version 2 as published by the
|
|
// Free Software Foundation, which can be found in the top level directory
|
|
// of this repository (LICENSE_GPL2), and also online at:
|
|
// <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
|
|
//
|
|
// OR
|
|
//
|
|
// 2. An ADI specific BSD license, which can be found in the top level directory
|
|
// of this repository (LICENSE_ADIBSD), and also on-line at:
|
|
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
|
|
// This will allow to generate bit files and not release the source code,
|
|
// as long as it attaches to an ADI device.
|
|
//
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module system_top (
|
|
|
|
// clock and resets
|
|
input sys_clk,
|
|
input sys_resetn,
|
|
|
|
// hps-ddr4 (32)
|
|
input hps_ddr_ref_clk,
|
|
output hps_ddr_clk_p,
|
|
output hps_ddr_clk_n,
|
|
output [16:0] hps_ddr_a,
|
|
output [ 1:0] hps_ddr_ba,
|
|
output hps_ddr_bg,
|
|
output hps_ddr_cke,
|
|
output hps_ddr_cs_n,
|
|
output hps_ddr_odt,
|
|
output hps_ddr_reset_n,
|
|
output hps_ddr_act_n,
|
|
output hps_ddr_par,
|
|
input hps_ddr_alert_n,
|
|
inout [ 3:0] hps_ddr_dqs_p,
|
|
inout [ 3:0] hps_ddr_dqs_n,
|
|
inout [31:0] hps_ddr_dq,
|
|
inout [ 3:0] hps_ddr_dbi_n,
|
|
input hps_ddr_rzq,
|
|
|
|
// hps-ethernet
|
|
input hps_eth_rxclk,
|
|
input hps_eth_rxctl,
|
|
input [ 3:0] hps_eth_rxd,
|
|
output hps_eth_txclk,
|
|
output hps_eth_txctl,
|
|
output [ 3:0] hps_eth_txd,
|
|
output hps_eth_mdc,
|
|
inout hps_eth_mdio,
|
|
|
|
// hps-sdio
|
|
output hps_sdio_clk,
|
|
inout hps_sdio_cmd,
|
|
inout [ 7:0] hps_sdio_d,
|
|
|
|
// hps-usb
|
|
input hps_usb_clk,
|
|
input hps_usb_dir,
|
|
input hps_usb_nxt,
|
|
output hps_usb_stp,
|
|
inout [ 7:0] hps_usb_d,
|
|
|
|
// hps-uart
|
|
input hps_uart_rx,
|
|
output hps_uart_tx,
|
|
|
|
// hps-i2c (shared w fmc-a, fmc-b)
|
|
inout hps_i2c_sda,
|
|
inout hps_i2c_scl,
|
|
|
|
// hps-gpio (max-v-u16)
|
|
inout [ 3:0] hps_gpio,
|
|
|
|
// gpio (max-v-u21)
|
|
input [ 7:0] gpio_bd_i,
|
|
output [ 3:0] gpio_bd_o
|
|
);
|
|
|
|
// internal signals
|
|
wire sys_ddr_cal_success;
|
|
wire sys_ddr_cal_fail;
|
|
wire sys_hps_resetn;
|
|
wire sys_resetn_s;
|
|
wire [63:0] gpio_i;
|
|
wire [63:0] gpio_o;
|
|
|
|
// assignments
|
|
assign gpio_i[63:32] = gpio_o[63:32];
|
|
|
|
// board stuff (max-v-u21)
|
|
assign gpio_i[31:14] = gpio_o[31:14];
|
|
assign gpio_i[13:13] = sys_ddr_cal_success;
|
|
assign gpio_i[12:12] = sys_ddr_cal_fail;
|
|
assign gpio_i[11: 4] = gpio_bd_i;
|
|
assign gpio_i[ 3: 0] = gpio_o[3:0];
|
|
|
|
assign gpio_bd_o = gpio_o[3:0];
|
|
|
|
// peripheral reset
|
|
assign sys_resetn_s = sys_resetn & sys_hps_resetn;
|
|
|
|
// instantiations
|
|
system_bd i_system_bd (
|
|
.sys_clk_clk (sys_clk),
|
|
|
|
.sys_gpio_bd_in_port (gpio_i[31:0]),
|
|
.sys_gpio_bd_out_port (gpio_o[31:0]),
|
|
.sys_gpio_in_export (gpio_i[63:32]),
|
|
.sys_gpio_out_export (gpio_o[63:32]),
|
|
|
|
.sys_hps_ddr_mem_ck (hps_ddr_clk_p),
|
|
.sys_hps_ddr_mem_ck_n (hps_ddr_clk_n),
|
|
.sys_hps_ddr_mem_a (hps_ddr_a),
|
|
.sys_hps_ddr_mem_act_n (hps_ddr_act_n),
|
|
.sys_hps_ddr_mem_ba (hps_ddr_ba),
|
|
.sys_hps_ddr_mem_bg (hps_ddr_bg),
|
|
.sys_hps_ddr_mem_cke (hps_ddr_cke),
|
|
.sys_hps_ddr_mem_cs_n (hps_ddr_cs_n),
|
|
.sys_hps_ddr_mem_odt (hps_ddr_odt),
|
|
.sys_hps_ddr_mem_reset_n (hps_ddr_reset_n),
|
|
.sys_hps_ddr_mem_par (hps_ddr_par),
|
|
.sys_hps_ddr_mem_alert_n (hps_ddr_alert_n),
|
|
.sys_hps_ddr_mem_dqs (hps_ddr_dqs_p),
|
|
.sys_hps_ddr_mem_dqs_n (hps_ddr_dqs_n),
|
|
.sys_hps_ddr_mem_dq (hps_ddr_dq),
|
|
.sys_hps_ddr_mem_dbi_n (hps_ddr_dbi_n),
|
|
.sys_hps_ddr_oct_oct_rzqin (hps_ddr_rzq),
|
|
.sys_hps_ddr_ref_clk_clk (hps_ddr_ref_clk),
|
|
|
|
.sys_hps_ddr_rstn_reset_n (sys_resetn),
|
|
|
|
.sys_hps_io_hps_io_phery_emac0_TX_CLK (hps_eth_txclk),
|
|
.sys_hps_io_hps_io_phery_emac0_TXD0 (hps_eth_txd[0]),
|
|
.sys_hps_io_hps_io_phery_emac0_TXD1 (hps_eth_txd[1]),
|
|
.sys_hps_io_hps_io_phery_emac0_TXD2 (hps_eth_txd[2]),
|
|
.sys_hps_io_hps_io_phery_emac0_TXD3 (hps_eth_txd[3]),
|
|
.sys_hps_io_hps_io_phery_emac0_RX_CTL (hps_eth_rxctl),
|
|
.sys_hps_io_hps_io_phery_emac0_TX_CTL (hps_eth_txctl),
|
|
.sys_hps_io_hps_io_phery_emac0_RX_CLK (hps_eth_rxclk),
|
|
.sys_hps_io_hps_io_phery_emac0_RXD0 (hps_eth_rxd[0]),
|
|
.sys_hps_io_hps_io_phery_emac0_RXD1 (hps_eth_rxd[1]),
|
|
.sys_hps_io_hps_io_phery_emac0_RXD2 (hps_eth_rxd[2]),
|
|
.sys_hps_io_hps_io_phery_emac0_RXD3 (hps_eth_rxd[3]),
|
|
.sys_hps_io_hps_io_phery_emac0_MDIO (hps_eth_mdio),
|
|
.sys_hps_io_hps_io_phery_emac0_MDC (hps_eth_mdc),
|
|
|
|
.sys_hps_io_hps_io_phery_sdmmc_CMD (hps_sdio_cmd),
|
|
.sys_hps_io_hps_io_phery_sdmmc_D0 (hps_sdio_d[0]),
|
|
.sys_hps_io_hps_io_phery_sdmmc_D1 (hps_sdio_d[1]),
|
|
.sys_hps_io_hps_io_phery_sdmmc_D2 (hps_sdio_d[2]),
|
|
.sys_hps_io_hps_io_phery_sdmmc_D3 (hps_sdio_d[3]),
|
|
.sys_hps_io_hps_io_phery_sdmmc_D4 (hps_sdio_d[4]),
|
|
.sys_hps_io_hps_io_phery_sdmmc_D5 (hps_sdio_d[5]),
|
|
.sys_hps_io_hps_io_phery_sdmmc_D6 (hps_sdio_d[6]),
|
|
.sys_hps_io_hps_io_phery_sdmmc_D7 (hps_sdio_d[7]),
|
|
.sys_hps_io_hps_io_phery_sdmmc_CCLK (hps_sdio_clk),
|
|
|
|
.sys_hps_io_hps_io_phery_usb0_DATA0 (hps_usb_d[0]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA1 (hps_usb_d[1]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA2 (hps_usb_d[2]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA3 (hps_usb_d[3]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA4 (hps_usb_d[4]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA5 (hps_usb_d[5]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA6 (hps_usb_d[6]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA7 (hps_usb_d[7]),
|
|
.sys_hps_io_hps_io_phery_usb0_CLK (hps_usb_clk),
|
|
.sys_hps_io_hps_io_phery_usb0_STP (hps_usb_stp),
|
|
.sys_hps_io_hps_io_phery_usb0_DIR (hps_usb_dir),
|
|
.sys_hps_io_hps_io_phery_usb0_NXT (hps_usb_nxt),
|
|
|
|
.sys_hps_io_hps_io_phery_uart1_RX (hps_uart_rx),
|
|
.sys_hps_io_hps_io_phery_uart1_TX (hps_uart_tx),
|
|
|
|
.sys_hps_io_hps_io_phery_i2c1_SDA (hps_i2c_sda),
|
|
.sys_hps_io_hps_io_phery_i2c1_SCL (hps_i2c_scl),
|
|
|
|
.sys_hps_io_hps_io_gpio_gpio1_io5 (hps_gpio[0]),
|
|
.sys_hps_io_hps_io_gpio_gpio1_io14 (hps_gpio[1]),
|
|
.sys_hps_io_hps_io_gpio_gpio1_io16 (hps_gpio[2]),
|
|
.sys_hps_io_hps_io_gpio_gpio1_io17 (hps_gpio[3]),
|
|
|
|
.sys_hps_out_rstn_reset_n (sys_hps_resetn),
|
|
.sys_hps_rstn_reset_n (sys_resetn),
|
|
.sys_rstn_reset_n (sys_resetn_s),
|
|
|
|
.sys_spi_MISO (1'b0),
|
|
.sys_spi_MOSI (),
|
|
.sys_spi_SCLK (),
|
|
.sys_spi_SS_n ());
|
|
|
|
endmodule
|