e794d04cd1
Vivado recognises .h files as C header files, the expected extension for Verilog Header is .vh This causes issues in simulating block designs since these files won't be exported for the simulation even if they are part of the simulation fileset. |
||
---|---|---|
.. | ||
adi_env.tcl | ||
adi_ip.tcl | ||
adi_ip_alt.tcl | ||
library.mk |