| .. |
|
altera
|
axi_ad9361: Intermediary check in for altera porting
|
2014-04-11 17:40:34 +03:00 |
|
ad_axis_dma_rx.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_axis_dma_tx.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_axis_inf_rx.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_csc_1.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_csc_1_add.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_csc_1_mul.v
|
mult instances: consistent naming style
|
2014-03-12 15:42:47 -04:00 |
|
ad_csc_RGB2CrYCb.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_datafmt.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_dcfilter.v
|
common: use dsp slice for multiply modules
|
2014-03-12 15:35:21 -04:00 |
|
ad_dds.v
|
dds output is reset if disabled
|
2014-03-31 10:01:49 -04:00 |
|
ad_dds_1.v
|
library: dds and dcfilter changes, added fifo wrappers
|
2014-03-10 11:11:50 -04:00 |
|
ad_dds_sine.v
|
library: dds and dcfilter changes, added fifo wrappers
|
2014-03-10 11:11:16 -04:00 |
|
ad_gt_channel_1.v
|
gt: change userready on drp clock
|
2014-04-17 16:09:55 -04:00 |
|
ad_gt_common_1.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_gt_es.v
|
ad_gt_es: status asserted early for latency
|
2014-04-01 15:06:51 -04:00 |
|
ad_iqcor.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_jesd_align.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_mem.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_mmcm_drp.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_mul_u16.v
|
mult instances: consistent naming style
|
2014-03-12 15:42:47 -04:00 |
|
ad_rst.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_serdes_clk.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_serdes_out.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
ad_ss_444to422.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
axi_ctrlif.vhd
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
axi_streaming_dma_rx_fifo.vhd
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
axi_streaming_dma_tx_fifo.vhd
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
dma_fifo.vhd
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
pl330_dma_fifo.vhd
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
sync_bits.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
sync_gray.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
up_adc_channel.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
up_adc_common.v
|
changed pcore version and made it local (top shouldn't override)
|
2014-03-14 12:02:16 -04:00 |
|
up_axi.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
up_axis_dma_rx.v
|
changed pcore version and made it local (top shouldn't override)
|
2014-03-14 12:02:16 -04:00 |
|
up_axis_dma_tx.v
|
changed pcore version and made it local (top shouldn't override)
|
2014-03-14 12:02:16 -04:00 |
|
up_clkgen.v
|
changed pcore version and made it local (top shouldn't override)
|
2014-03-14 12:02:16 -04:00 |
|
up_clock_mon.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
up_dac_channel.v
|
library: dds and dcfilter changes, added fifo wrappers
|
2014-03-10 11:11:50 -04:00 |
|
up_dac_common.v
|
changed pcore version and made it local (top shouldn't override)
|
2014-03-14 12:02:16 -04:00 |
|
up_delay_cntrl.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
up_drp_cntrl.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
|
up_gt.v
|
gt: change userready on drp clock
|
2014-04-17 16:09:55 -04:00 |
|
up_hdmi_tx.v
|
changed pcore version and made it local (top shouldn't override)
|
2014-03-14 12:02:16 -04:00 |
|
up_xfer_cntrl.v
|
up_xfer_cntrl: Remove extra semicolon
|
2014-04-10 13:50:39 +02:00 |
|
up_xfer_status.v
|
initial checkin
|
2014-02-28 14:26:22 -05:00 |
503096de18