Istvan Csomortani 7960b00684 block_design: Update with new clock net variables ... Using the new clock net variables in all Xilinx block designs.		2019-06-11 18:13:06 +03:00
..
a10gx	adrv9009: update adcfifo/dacfifo	2019-01-23 14:45:45 +02:00
a10soc	adrv9009: update adcfifo/dacfifo	2019-01-23 14:45:45 +02:00
common	block_design: Update with new clock net variables	2019-06-11 18:13:06 +03:00
zc706	whitespace: Delete all trailing white spaces	2019-06-07 10:20:15 +03:00
zcu102	Remove deprecated/unused parameters	2019-03-30 11:26:11 +02:00
Makefile	Renamed ad9379 to adrv9009	2018-04-26 18:19:11 +03:00