This website requires JavaScript.
Explore
Help
Sign In
zcy
/
pluto_hdl_adi
Watch
1
Star
0
Fork
You've already forked pluto_hdl_adi
0
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
740715c6b3
pluto_hdl_adi
/
library
/
xilinx
History
Istvan Csomortani
740715c6b3
util_adxcvr: Update GHTE4 input port from the wizard
2018-10-04 14:37:02 +03:00
..
axi_adcfifo
axi_adcfifo: Fix constraints to apply also to Ultrascale devices
2018-09-07 17:44:47 +03:00
axi_adxcvr
axi|util_adxcvr: Expose TX configurable driver ports
2018-10-04 14:37:02 +03:00
axi_dacfifo
ad_mem_asym: Improve the implementation of the asymmetric RAM
2018-08-06 17:29:05 +03:00
axi_xcvrlb
Move Altera IP core dependency tracking to library Makefiles
2018-04-11 15:09:54 +03:00
common
ad_rst: All the synchronization registers have to have ASYNC_REG TRUE
2018-08-14 17:54:14 +03:00
util_adxcvr
util_adxcvr: Update GHTE4 input port from the wizard
2018-10-04 14:37:02 +03:00