pluto_hdl_adi/library/altera/common/ad_mem_asym.v

108 lines
3.3 KiB
Verilog

// ***************************************************************************
// ***************************************************************************
// Copyright 2014 - 2017 (c) Analog Devices, Inc. All rights reserved.
//
// Each core or library found in this collection may have its own licensing terms.
// The user should keep this in in mind while exploring these cores.
//
// Redistribution and use in source and binary forms,
// with or without modification of this file, are permitted under the terms of either
// (at the option of the user):
//
// 1. The GNU General Public License version 2 as published by the
// Free Software Foundation, which can be found in the top level directory, or at:
// https://www.gnu.org/licenses/old-licenses/gpl-2.0.en.html
//
// OR
//
// 2. An ADI specific BSD license as noted in the top level directory, or on-line at:
// https://github.com/analogdevicesinc/hdl/blob/dev/LICENSE
//
// ***************************************************************************
// ***************************************************************************
// A simple asymetric memory. The write and read memory space must have the same size.
// 2^A_ADDRESS_WIDTH * A_DATA_WIDTH == 2^B_ADDRESS_WIDTH * B_DATA_WIDTH
`timescale 1ns/100ps
module ad_mem_asym #(
// parameters
parameter A_ADDRESS_WIDTH = 8,
parameter A_DATA_WIDTH = 256,
parameter B_ADDRESS_WIDTH = 10,
parameter B_DATA_WIDTH = 64) (
// write interface
input clka,
input wea,
input [A_ADDRESS_WIDTH-1:0] addra,
input [A_DATA_WIDTH-1:0] dina,
// read interface
input clkb,
input [B_ADDRESS_WIDTH-1:0] addrb,
output [B_DATA_WIDTH-1:0] doutb);
// broken altera-hdl-inference, direct instantiation
altera_syncram #(
.lpm_type ("altera_syncram"),
.operation_mode ("DUAL_PORT"),
.ram_block_type ("M20K"),
.widthad_a (A_ADDRESS_WIDTH),
.width_a (A_DATA_WIDTH),
.numwords_a (2**A_ADDRESS_WIDTH),
.widthad_b (B_ADDRESS_WIDTH),
.width_b (B_DATA_WIDTH),
.numwords_b (2**B_ADDRESS_WIDTH),
.intended_device_family ("Arria 10"),
.clock_enable_input_a ("BYPASS"),
.clock_enable_input_b ("BYPASS"),
.clock_enable_output_b ("BYPASS"),
.address_aclr_b ("NONE"),
.outdata_aclr_b ("NONE"),
.outdata_sclr_b ("NONE"),
.address_reg_b ("CLOCK1"),
.outdata_reg_b ("CLOCK1"),
.power_up_uninitialized ("FALSE"),
.width_byteena_a (1))
i_alt_mem (
.aclr0 (1'b0),
.clock0 (clka),
.address_a (addra),
.wren_a (wea),
.data_a (dina),
.rden_a (1'b1),
.q_a (),
.aclr1 (1'b0),
.clock1 (clkb),
.address_b (addrb),
.wren_b (1'b0),
.data_b ('d0),
.rden_b (1'b1),
.q_b (doutb),
.address2_a (1'b1),
.address2_b (1'b1),
.addressstall_a (1'b0),
.addressstall_b (1'b0),
.byteena_a (1'b1),
.byteena_b (1'b1),
.clocken0 (1'b1),
.clocken1 (1'b1),
.clocken2 (1'b1),
.clocken3 (1'b1),
.eccencbypass (1'b0),
.eccencparity (8'b0),
.eccstatus (),
.sclr (1'b0));
endmodule
// ***************************************************************************
// ***************************************************************************