Go to file

Istvan Csomortani 7008c641b5 axi_adrv9371/zc706: Constraints update From source jesd_rstgen is a false path for TX and RX_OS too.		2016-11-11 10:35:09 +02:00
library	util_fir_int: Update filter, as it's used with ad9361 in CMOS mode	2016-11-10 17:45:03 +02:00
projects	axi_adrv9371/zc706: Constraints update	2016-11-11 10:35:09 +02:00
.gitattributes	Update .gitattributes	2016-02-12 14:27:35 +02:00
.gitignore	Update .gitignore file	2016-03-16 09:18:49 +02:00
LICENSE	Update LICENSE	2014-03-11 15:06:52 -04:00
Makefile	Makefile: Added top level Makefile. Modified behavior of clean and clean-all	2015-04-17 17:22:38 +03:00
README.md	README.md: Update the README	2016-03-31 19:42:52 +03:00

README.md

HDL Reference Designs

Analog Devices Inc. HDL libraries and projects

Branches

Each release has its own branch and master always synced with the latest release. To find out more information about the latest release please check the release notes. Every branch, which has dev in its name, is a development branch and should handle it accordingly.

README.md

HDL Reference Designs

Branches

Latest Release Notes

HDL User Guide

HDL Help & Support