69a23ecde3
Currently the TX lane mapping is implemented by having to connect tx_phy_s_* to the tx_ip_s_* and the tx_phy_d_* to the tx_ip_d_* signals in the system qsys file in the desired order. Re-work things so that instead the lane mapping is provided through the TX_LANE_MAP parameter. The parameter specifies in which order logical lanes are mapped onto the physical lanes. The appropriate connections are than made inside the core according to this parameter rather than having to manually connect the signals externally. In order to generate a 1-to-1 mapping the TX_LANE_MAP parameter can be left empty. This change slightly reduces the boiler-plate code that is necessary to setup the transceiver. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> |
||
|---|---|---|
| library | ||
| projects | ||
| .gitattributes | ||
| .gitignore | ||
| LICENSE | ||
| LICENSE_ADIBSD | ||
| LICENSE_GPL2 | ||
| LICENSE_LGPL | ||
| Makefile | ||
| README.md | ||
README.md
HDL Reference Designs
Analog Devices Inc. HDL libraries and projects
Branches
Each release has its own branch and master always synced with the latest release. To find out more information about the latest release please check the release notes. Every branch, which has dev in its name, is a development branch and should handle it accordingly.