pluto_hdl_adi/library/axi_ad9122
Istvan Csomortani 79b6ba29ce all: Rename altera to intel 2019-06-29 06:53:51 +03:00
..
Makefile all: Rename altera to intel 2019-06-29 06:53:51 +03:00
axi_ad9122.v Add FPGA info parameters flow 2019-03-30 11:26:11 +02:00
axi_ad9122_channel.v Add FPGA info parameters flow 2019-03-30 11:26:11 +02:00
axi_ad9122_constr.sdc library/ad9122- constraints clean-up 2017-02-02 14:21:41 -05:00
axi_ad9122_constr.xdc library/ad9122- constraints clean-up 2017-02-02 14:21:41 -05:00
axi_ad9122_core.v Add FPGA info parameters flow 2019-03-30 11:26:11 +02:00
axi_ad9122_hw.tcl all: Rename altera to intel 2019-06-29 06:53:51 +03:00
axi_ad9122_if.v Add FPGA info parameters flow 2019-03-30 11:26:11 +02:00
axi_ad9122_ip.tcl library: Update scripts/adi_ad_ip.tcl and IPs 2019-04-09 16:07:14 +03:00