| .. |
|
altera
|
whitespace: Delete all trailing white spaces
|
2019-06-07 10:20:15 +03:00 |
|
xilinx
|
iodelay: Expose the REFCLK_FREQUENCY parameter
|
2019-06-11 18:13:06 +03:00 |
|
Makefile
|
axi_ad9361: Updates for ad_dds phase acc wrapper
|
2018-07-18 18:19:30 +03:00 |
|
axi_ad9361.v
|
iodelay: Expose the REFCLK_FREQUENCY parameter
|
2019-06-11 18:13:06 +03:00 |
|
axi_ad9361_constr.sdc
|
library/axi_ad9361: tdd false paths
|
2016-05-04 13:42:12 -04:00 |
|
axi_ad9361_constr.xdc
|
axi_ad9361: Update constraint file
|
2017-08-04 16:20:33 +01:00 |
|
axi_ad9361_delay.tcl
|
move/rename - delay script belongs to ad9361
|
2017-03-10 12:44:32 -05:00 |
|
axi_ad9361_hw.tcl
|
axi_ad9361: Fix the _hw.tcl script
|
2019-06-11 12:39:20 +01:00 |
|
axi_ad9361_ip.tcl
|
library: Update scripts/adi_ad_ip.tcl and IPs
|
2019-04-09 16:07:14 +03:00 |
|
axi_ad9361_rx.v
|
Add FPGA info parameters flow
|
2019-03-30 11:26:11 +02:00 |
|
axi_ad9361_rx_channel.v
|
license: Fix a spelling mistake
|
2018-04-11 15:09:54 +03:00 |
|
axi_ad9361_rx_pnmon.v
|
license: Fix a spelling mistake
|
2018-04-11 15:09:54 +03:00 |
|
axi_ad9361_tdd.v
|
license: Fix a spelling mistake
|
2018-04-11 15:09:54 +03:00 |
|
axi_ad9361_tdd_if.v
|
license: Fix a spelling mistake
|
2018-04-11 15:09:54 +03:00 |
|
axi_ad9361_tx.v
|
Add FPGA info parameters flow
|
2019-03-30 11:26:11 +02:00 |
|
axi_ad9361_tx_channel.v
|
axi_ad9361: Updates for ad_dds phase acc wrapper
|
2018-07-18 18:19:30 +03:00 |
20b0c92a1f